[go: up one dir, main page]

JPS61274332A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPS61274332A
JPS61274332A JP60115681A JP11568185A JPS61274332A JP S61274332 A JPS61274332 A JP S61274332A JP 60115681 A JP60115681 A JP 60115681A JP 11568185 A JP11568185 A JP 11568185A JP S61274332 A JPS61274332 A JP S61274332A
Authority
JP
Japan
Prior art keywords
semiconductor chip
chip
electrode
lead
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60115681A
Other languages
English (en)
Inventor
Kimihiro Ikebe
池部 公弘
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60115681A priority Critical patent/JPS61274332A/ja
Publication of JPS61274332A publication Critical patent/JPS61274332A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of semiconductor or other solid state devices
    • H01L25/03Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of semiconductor or other solid state devices all the devices being of a type provided for in a single subclass of subclasses H10B, H10F, H10H, H10K or H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H10D89/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes
    • H01L2225/04All the devices being of a type provided for in the same main group of the same subclass of class H10, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same main group of the same subclass of class H10
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01042Molybdenum [Mo]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Wire Bonding (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 〔発明の技術分野〕 本発明は半導体装置に係り、特に高密度に実装されたピ
ングリッドアレイ(PGA)パッケージの半導体装置に
関する。
(発明の技術的背景とその問題点〕 第4図(a)、(b)にそれぞれPGAパッケージの従
来例の平面図および断面図を示す。これによれば多層あ
るいは単層のセラミック板からなるベース1の中央凹部
のマウント部に半導体チップ2がマウントされ、半導体
チップ2の上面と略同等の高さの段部1aが半導体チッ
プ2の周囲に形成され、この段部1aにタングステン、
モリブデン等の金属がリードパターン状に印刷、焼成式
れたメタライズ層3が形成されており、このメタライズ
層には各リードパターンに外部引き出し電極となるリー
ドピン4が例えばロウ付げにより接合されている。そし
て、半導体デツプ2の電極と、対応するメタライズ層の
リードパターンとがボンディングワイヤ5によって接続
されて構成されている。
このような半導体装置に対して、近年、高集積化が要求
され、半導体チップ上の電極およびパッケージのピン数
の増加により対処しているが、電極ピッチの縮小はワイ
ヤボンディングを著しく困難にする等の問題点があり、
十分な^集積度は得られていない。
〔発明の目的〕
本発明は上記事情を考慮してなされたもので、高密度実
装により高集積化が可能なPGAパッケージの半導体装
置を提供することを目的としている。
〔発明の概要〕
上記目的達成のため、本発明による半導体装置は一の半
導体チップの裏面と他の半導体チップの裏面とが接着さ
れた積層チップと、この積層チップのうちの下側の半導
体チップ表面上の電極と直接接続された第1の引出導体
および上側の半導体チップ表面上の電極とワイヤにより
接続された第2の引出導体とを有する積層チップ搭載用
のベースと、第1および第2の引出導体に接続され、ベ
ースから導出された外部接続ピンと、を備えている。こ
れにより単位面積あたりの実装密度が向上しa1f!積
化を図ることができる。
(発明の実施例〕 以下、本発明の一実施例を第1図および第2図を参照し
て具体的に説明する。
これらの図において、複数のセラミック板が積層されて
ベース10が形成され、このベース10の中央部分が低
くなってマウント部10aとなっており、このマウント
m10aに半導体チップがマウントされるようになって
いる。この半導体チップは?!!極を上面側にした半導
体チップ11の裏面と電極を下面側にした他の半導体チ
ップ12の裏面とが金属ペーストあるいは絶縁性の両面
粘着テープ等を介して接合された積層チップとなってお
り、積層状態では上下両面に電極が位置するようになっ
ている。
ところでこのW41i!lチップ搭載前のベース1oは
第2図(a)の平面図、第2図(b)の断面図に示され
ており、マウント部10aの上面にはタングステン、モ
リブデン等の金属を印刷、焼成してメタライズすること
により形成された電極14が形成されている。この電極
14は下側の半導体チップ12の下面の電極に対応する
パターンとなっており、この電極14はベース10の下
方に突出するリードピン13の一部に連結されている。
またマウント部10aの11illIiiにはマウン1
一部よりも高く形成された段部10bが形成され、その
上面にはリードピンに連結されたメタライズされたリー
ドパターン16が形成されている。この段部の高さはほ
ぼ積層チップの厚さに等しいことが望ましい。このため
にはベース10は所望の−さのセラミックの板および枠
を積層して形成される。
積層チップのうち下側の半導体チップ12上の電極には
はんだ等により突起(バンプ)15が形成される。この
突起15はマウント部10aの電極14と対応しており
、これらを当接させて所定の加熱を行なうことにより積
層チップはベース10上に固着される。次に上側の半導
体チップ11上の電極と段部10b上に形成されたリー
ドパターン16とがボンディングワイヤにより接続され
る。さらに、ベース10上にシールキャップ14が被せ
られて気密封止される。
第3図は本発明の別の実施例の断面図を示しており、フ
レーム20に複数のマウント部20a。
20b、20cが形成され、各マウント部20a。
20b、20cに半導体チップ21aと228121a
と22b121cと22cが接合された積層チップがマ
ウントされており、集積度をさらに向上させることがで
きるものである。
(発明の効果〕 以上のとおり本発明によれば、2′枚の半導体チップを
接合させた積層チップを使用したので、−半導体チップ
と引出導体との接続が立体的な2層構造となり、マウン
トピッチを縮小させることなく半導体装置の集積度を向
上させることができる。
【図面の簡単な説明】
第1図は本発明の一実施例による半導体装置の断面図、
第2図(a)、(b)はそれぞれそのベースの平面図お
よび断面図、第3図は本発明の別の実施例の断面図、第
4図(a)、(b)はそれぞれ従来装置の平面図および
断面図である。 10・・・ベース、11.12・・・半導体チップ、1
3・・・リードピン、15・・・突起電極、14.16
・・・メタライズ層、17・・・ボンディングワイヤ。 出願人代理人  猪  股    清 (0)               (b)札2 図

Claims (1)

  1. 【特許請求の範囲】 1、一の半導体チップの裏面と他の半導体チップの裏面
    とが接着された積層チップと、 この積層チップのうちの下側の半導体チップ表面上の電
    極と直接接続された第1の引出導体および上側の半導体
    チップ表面上の電極とワイヤにより接続された第2の引
    出導体とを有する前記積層チップ搭載用のベースと、 前記第1および第2の引出導体に接続され、前記ベース
    から導出された外部接続ピンと、 を備えた半導体装置。 2、ベースの第2の引出導体形成位置が、第1の引出導
    体形成位置よりも略積層チップの厚み分だけ高い段部と
    なっている特許請求の範囲第1項記載の半導体装置。 3、第1の引出導体および第2の引出導体がメタライズ
    層である特許請求の範囲第1項記載の半導体装置。 4、第1の引出導体と下側の半導体チップ表面上の電極
    とがバンプにより接合された特許請求の範囲第1項記載
    の半導体装置。
JP60115681A 1985-05-29 1985-05-29 半導体装置 Pending JPS61274332A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60115681A JPS61274332A (ja) 1985-05-29 1985-05-29 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60115681A JPS61274332A (ja) 1985-05-29 1985-05-29 半導体装置

Publications (1)

Publication Number Publication Date
JPS61274332A true JPS61274332A (ja) 1986-12-04

Family

ID=14668638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60115681A Pending JPS61274332A (ja) 1985-05-29 1985-05-29 半導体装置

Country Status (1)

Country Link
JP (1) JPS61274332A (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2344217A (en) * 1998-11-27 2000-05-31 Nec Corp Multichip module comprising stacked semiconductor chips

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2344217A (en) * 1998-11-27 2000-05-31 Nec Corp Multichip module comprising stacked semiconductor chips

Similar Documents

Publication Publication Date Title
JP4412439B2 (ja) メモリモジュール及びその製造方法
US4974057A (en) Semiconductor device package with circuit board and resin
KR960015868A (ko) 적층형 패키지 및 그 제조방법
KR20010034154A (ko) 다수의 기판층과 적어도 하나의 반도체 칩을 가진 반도체소자 및 그의 제조 방법
JPH0846079A (ja) 半導体装置
JP3269025B2 (ja) 半導体装置とその製造方法
JPS61274332A (ja) 半導体装置
JPH0230169A (ja) 半導体装置
JP3203228B2 (ja) 半導体装置とその製造方法
JPH0645504A (ja) 半導体装置
US7265441B2 (en) Stackable single package and stacked multi-chip assembly
JPH03109760A (ja) 半導体装置
JPS61134060A (ja) コンデンサ内蔵型半導体装置及びその製造方法
JPH0787236B2 (ja) 半導体実装装置
JPS6038843A (ja) 半導体装置およびその製造方法
JPS63204635A (ja) メモリ−モジユ−ル
JP2001291821A (ja) 半導体装置およびその製造方法
JPH0414503B2 (ja)
JPH06216276A (ja) 半導体装置
JP2912779B2 (ja) 半導体素子収納用パッケージの製造方法
JP2004281471A (ja) 配線基板
JP3441170B2 (ja) 配線基板
JPS645893Y2 (ja)
JP2853695B2 (ja) チップキャリア及び半導体集積回路装置
JPS6362335A (ja) 集積回路装置