HK1019930A1 - Assembly and method for testing integrated circuit devices - Google Patents
Assembly and method for testing integrated circuit devices Download PDFInfo
- Publication number
- HK1019930A1 HK1019930A1 HK99105055A HK99105055A HK1019930A1 HK 1019930 A1 HK1019930 A1 HK 1019930A1 HK 99105055 A HK99105055 A HK 99105055A HK 99105055 A HK99105055 A HK 99105055A HK 1019930 A1 HK1019930 A1 HK 1019930A1
- Authority
- HK
- Hong Kong
- Prior art keywords
- signal
- test
- terminals
- integrated circuit
- pulse
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/24—Accessing extra cells, e.g. dummy cells or redundant cells
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US59597996A | 1996-02-06 | 1996-02-06 | |
US08/595,979 | 1996-02-06 | ||
PCT/SE1997/000068 WO1997029384A1 (en) | 1996-02-06 | 1997-01-17 | Assembly and method for testing integrated circuit devices |
Publications (2)
Publication Number | Publication Date |
---|---|
HK1019930A1 true HK1019930A1 (en) | 2000-03-03 |
HK1019930B HK1019930B (en) | 2003-01-17 |
Family
ID=
Also Published As
Publication number | Publication date |
---|---|
ATE433121T1 (de) | 2009-06-15 |
CN1084878C (zh) | 2002-05-15 |
AU1678697A (en) | 1997-08-28 |
DE69739438D1 (de) | 2009-07-16 |
CN1217062A (zh) | 1999-05-19 |
CA2245549A1 (en) | 1997-08-14 |
CA2245549C (en) | 2003-04-08 |
US5996102A (en) | 1999-11-30 |
JP2000504830A (ja) | 2000-04-18 |
KR19990082339A (ko) | 1999-11-25 |
EP0882239A1 (en) | 1998-12-09 |
WO1997029384A1 (en) | 1997-08-14 |
EP0882239B1 (en) | 2009-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1084878C (zh) | 测试集成电路器件的设备和方法 | |
US6762614B2 (en) | Systems and methods for facilitating driver strength testing of integrated circuits | |
US7036062B2 (en) | Single board DFT integrated circuit tester | |
US7925951B2 (en) | Scan circuitry controlled switch connecting buffer output to test lead | |
US6556938B1 (en) | Systems and methods for facilitating automated test equipment functionality within integrated circuits | |
US7159159B2 (en) | Circuit and method for adding parametric test capability to digital boundary scan | |
JPH10508108A (ja) | 集積回路と回路基板トレースとの接続における故障を検出するためのシステム | |
CN1920589A (zh) | 耦合半导体试验装置和被试验半导体装置的接口电路 | |
US11467210B2 (en) | TSV testing using test circuits and grounding means | |
US7761751B1 (en) | Test and diagnosis of semiconductors | |
JPH07198786A (ja) | 従来的及びバウンダリ・スキャンの混合論理回路の電力印加試験装置および方法 | |
US9575114B2 (en) | Test system and device | |
US7036061B2 (en) | Structural input levels testing using on-die levels generators | |
US6986087B2 (en) | Method and apparatus for improving testability of I/O driver/receivers | |
HK1019930B (en) | Assembly and method for testing integrated circuit devices | |
US6907376B2 (en) | Systems and methods for facilitating testing of pad receivers of integrated circuits | |
US20100123472A1 (en) | Probe card and test method using the same | |
KR100505661B1 (ko) | 반도체 테스트 장치 및 그 구동방법 | |
JP3865185B2 (ja) | 半導体装置とその試験装置及び試験方法 | |
US20060156139A1 (en) | Systems and methods for facilitating testing of integrated circuits | |
JPH10288650A (ja) | 半導体集積回路 | |
JPH09152468A (ja) | テスト手段を備えたプリント基板およびそのテスト方法 | |
Balzer | Electrical In-circuit Test Methods for Limited Access Boards | |
JPH04366777A (ja) | 論理集積回路の入力閾値電圧測定方法および入力閾値電圧特性の良・不良判定方法 | |
Carlson et al. | Reverse engineering for board test |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PF | Patent in force | ||
PC | Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee) |
Effective date: 20070117 |