[go: up one dir, main page]

CN221842738U - Printed Circuit Board - Google Patents

Printed Circuit Board Download PDF

Info

Publication number
CN221842738U
CN221842738U CN202420186232.XU CN202420186232U CN221842738U CN 221842738 U CN221842738 U CN 221842738U CN 202420186232 U CN202420186232 U CN 202420186232U CN 221842738 U CN221842738 U CN 221842738U
Authority
CN
China
Prior art keywords
pads
circuit board
printed circuit
integrated circuit
pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202420186232.XU
Other languages
Chinese (zh)
Inventor
简宏彰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lite On Technology Corp
Original Assignee
Lite On Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lite On Technology Corp filed Critical Lite On Technology Corp
Priority to CN202420186232.XU priority Critical patent/CN221842738U/en
Application granted granted Critical
Publication of CN221842738U publication Critical patent/CN221842738U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Wire Bonding (AREA)

Abstract

The utility model provides a printed circuit board, which comprises an integrated circuit bonding area and a plurality of connecting pads. The integrated circuit bonding region has a center point, and the integrated circuit bonding region includes an inner region corresponding to the center point and a peripheral region connecting the inner region. The bonding pad is disposed in the integrated circuit bonding region. The bonding pad comprises a plurality of first bonding pads, wherein the first bonding pads are arranged in the peripheral area and encircle the central point. In the upper view, each first pad has a geometric center, and each first pad has a long axis passing through the geometric center to form the longest line segment and a short axis passing through the geometric center to form the shortest line segment, wherein the length of the long axis is greater than the length of the short axis, and the long axis is perpendicular to the short axis. Wherein the extension direction of the short axis of at least a part of the first connection pad faces the inner area.

Description

印刷电路板Printed Circuit Board

技术领域Technical Field

本实用新型是有关于一印刷电路板,且特别是有关于一种包括接垫的印刷电路板。The utility model relates to a printed circuit board, and in particular to a printed circuit board including a pad.

背景技术Background Art

近来,集成电路(IC)的封装朝向微小化发展,故产生芯片尺寸封装(Chip SizePackage,CSP)的封装型态,多脚位的芯片尺寸封装的集成电路(例如影像传感器)会在封装底部形成矩阵式的球状焊点,以便于和印刷电路板(PCB)焊接在一起。然而,当集成电路与印刷电路板焊接在一起时,由于集成电路中芯片的热膨胀系数不同于印刷电路板的热膨胀系数(CTE),集成电路与印刷电路板的伸长与收缩量有所不同,故集成电路与印刷电路板容易在高温及低温环境的影响之下朝向不同方向弯折,导致焊点变形。若反覆经历高温及低温环境的循环,焊点容易产生热疲劳而破裂。Recently, the packaging of integrated circuits (ICs) has been developed towards miniaturization, resulting in the chip size package (CSP) packaging type. Multi-pin chip size package integrated circuits (such as image sensors) will form a matrix of ball solder joints at the bottom of the package to facilitate soldering with printed circuit boards (PCBs). However, when the integrated circuit and the printed circuit board are soldered together, the thermal expansion coefficient of the chip in the integrated circuit is different from the thermal expansion coefficient (CTE) of the printed circuit board, and the elongation and contraction of the integrated circuit and the printed circuit board are different. Therefore, the integrated circuit and the printed circuit board are easily bent in different directions under the influence of high and low temperature environments, resulting in deformation of the solder joints. If the high and low temperature environments are repeatedly cycled, the solder joints are prone to thermal fatigue and cracking.

因此,目前仍亟需研究一种可改善焊点变形的印刷电路板。Therefore, there is still an urgent need to study a printed circuit board that can improve solder joint deformation.

发明内容Summary of the invention

本实用新型提供一种印刷电路板,通过印刷电路板的接垫的形状及排列方式的设计,可改善焊点变形的情况。The utility model provides a printed circuit board, which can improve the deformation of solder joints through the design of the shape and arrangement of the pads of the printed circuit board.

根据本实用新型的一实施例,提出一种印刷电路板。印刷电路板包括集成电路接合区以及多个接垫。集成电路接合区具有一中心点,且集成电路接合区包括对应于中心点的内部区域及连接内部区域的外围区域。接垫设置于集成电路接合区之中。接垫包括多个第一接垫,第一接垫设置于外围区域且环绕中心点。其中,在上视图中,各个第一接垫具有一几何中心,且各个第一接垫具有穿过几何中心以形成最长线段的长轴及穿过几何中心以形成最短线段的短轴,长轴的长度大于短轴的长度,且长轴垂直于短轴。其中,至少一部分的第一接垫的短轴的延伸方向朝向内部区域。According to one embodiment of the utility model, a printed circuit board is provided. The printed circuit board includes an integrated circuit bonding area and a plurality of pads. The integrated circuit bonding area has a center point, and the integrated circuit bonding area includes an inner area corresponding to the center point and a peripheral area connecting the inner area. The pad is arranged in the integrated circuit bonding area. The pad includes a plurality of first pads, and the first pads are arranged in the peripheral area and surround the center point. In the top view, each first pad has a geometric center, and each first pad has a long axis passing through the geometric center to form the longest line segment and a short axis passing through the geometric center to form the shortest line segment, the length of the long axis is greater than the length of the short axis, and the long axis is perpendicular to the short axis. In the top view, the extension direction of the short axis of at least a portion of the first pads is toward the inner area.

为了对本新型的上述及其他方面有更佳的了解,下文特举实施例,并配合所附图式详细说明如下。In order to better understand the above and other aspects of the present invention, embodiments are given below and described in detail with reference to the accompanying drawings.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

图1A绘示根据本实用新型一实施例的可接合于集成电路的印刷电路板的示意图;FIG. 1A is a schematic diagram of a printed circuit board that can be bonded to an integrated circuit according to an embodiment of the present invention;

图1B绘示根据本实用新型一实施例的印刷电路板接合于集成电路之后的局部放大图;FIG. 1B is a partial enlarged view of a printed circuit board after being bonded to an integrated circuit according to an embodiment of the present invention;

图2绘示根据本实用新型一实施例的印刷电路板中集成电路接合区的上视图;FIG2 is a top view of an integrated circuit bonding area in a printed circuit board according to an embodiment of the present invention;

图3绘示根据本实用新型另一实施例的印刷电路板中集成电路接合区的上视图;FIG3 is a top view of an integrated circuit bonding area in a printed circuit board according to another embodiment of the present invention;

图4A绘示根据本实用新型一实施例的印刷电路板与集成电路接合之后受到温差测试的模拟结果;FIG. 4A illustrates a simulation result of a temperature difference test after a printed circuit board and an integrated circuit are bonded together according to an embodiment of the present invention;

图4B绘示根据本实用新型一实施例的印刷电路板与集成电路接合之后受到温差测试的模拟结果;FIG. 4B illustrates a simulation result of a temperature difference test after a printed circuit board and an integrated circuit are bonded together according to an embodiment of the present invention;

图4C绘示根据一比较例的印刷电路板与集成电路接合之后受到温差测试的模拟结果;FIG. 4C illustrates a simulation result of a temperature difference test after a printed circuit board and an integrated circuit are bonded together according to a comparative example;

图5A绘示根据本实用新型一实施例的印刷电路板的第一接垫的上视图;FIG5A is a top view of a first pad of a printed circuit board according to an embodiment of the present invention;

图5B绘示根据本实用新型另一实施例的印刷电路板的第一接垫的上视图;FIG5B is a top view of a first pad of a printed circuit board according to another embodiment of the present invention;

图5C绘示根据本实用新型又一实施例的印刷电路板的第一接垫的上视图;FIG5C is a top view of a first pad of a printed circuit board according to another embodiment of the present invention;

其中,附图标记:Wherein, the reference numerals are:

10:印刷电路板10: Printed Circuit Board

100、ICP:接垫100.ICP:Connection pad

100A:集成电路接合区100A: IC bonding area

100C:中心点100C: Center point

110C、210C、510C、610C、710C:几何中心110C, 210C, 510C, 610C, 710C: Geometric center

101:内部区域101: Internal Area

103:外围区域103: Outer area

110、1101、1102、210、310A、310B、310C:第一接垫110, 1101, 1102, 210, 310A, 310B, 310C: first pad

120:第二接垫120: Second pad

110A、210A、510A、610A、710A:短轴110A, 210A, 510A, 610A, 710A: short shaft

110B、210B、510B、610B、710B:长轴110B, 210B, 510B, 610B, 710B: long axis

212:锡球212:Solder Ball

IC:集成电路IC: Integrated Circuit

D1:第一方向D1: First direction

D2:第二方向D2: Second direction

D3:第三方向D3: Third direction

E1~E4:边缘E1~E4: Edge

Y:虚线圆框。Y: dotted circle.

具体实施方式DETAILED DESCRIPTION

图1A绘示根据本实用新型一实施例的可接合于集成电路IC的印刷电路板10的示意图。图1B绘示根据本实用新型一实施例的印刷电路板10接合于集成电路IC之后的局部放大图(对应于焊点的部分)。图2绘示根据本实用新型一实施例的印刷电路板10中集成电路接合区100A的上视图。FIG1A is a schematic diagram of a printed circuit board 10 that can be bonded to an integrated circuit IC according to an embodiment of the present invention. FIG1B is a partial enlarged view (corresponding to the portion of the solder joint) of the printed circuit board 10 after being bonded to the integrated circuit IC according to an embodiment of the present invention. FIG2 is a top view of an integrated circuit bonding area 100A in the printed circuit board 10 according to an embodiment of the present invention.

如图1A所示,印刷电路板10包括一集成电路接合区100A以及多个接垫100。集成电路接合区100A是印刷电路板10的用于接合于集成电路IC的区域,例如,集成电路接合区100A在第一方向D1(例如垂直方向)上重叠于集成电路IC。接垫100设置于集成电路接合区100A之中,例如是在印刷电路板10的邻近于集成电路IC的表面上(例如上表面),印刷电路板10的邻近于集成电路IC的表面例如是第二方向D2与第三方向D3所形成的平面(例如图2所示的平面),其中第一方向D1、第二方向D2与第三方向D3可彼此垂直。亦即,第一方向D1可平行于印刷电路板10的邻近于集成电路IC的表面的法线方向。印刷电路板10的接垫100可通过对应的锡球212电性连接于集成电路IC中所对应的接垫ICP(如图1B所示)。亦即,印刷电路板10的接垫100可在第一方向D1(例如垂直方向)上重叠于对应的锡球212及集成电路IC中所对应的接垫ICP(如图1B所示)。As shown in FIG. 1A , the printed circuit board 10 includes an integrated circuit bonding area 100A and a plurality of pads 100. The integrated circuit bonding area 100A is a region of the printed circuit board 10 for bonding to the integrated circuit IC. For example, the integrated circuit bonding area 100A overlaps the integrated circuit IC in a first direction D1 (e.g., a vertical direction). The pads 100 are disposed in the integrated circuit bonding area 100A, for example, on a surface of the printed circuit board 10 adjacent to the integrated circuit IC (e.g., an upper surface). The surface of the printed circuit board 10 adjacent to the integrated circuit IC is, for example, a plane formed by a second direction D2 and a third direction D3 (e.g., a plane shown in FIG. 2 ), wherein the first direction D1, the second direction D2, and the third direction D3 may be perpendicular to each other. That is, the first direction D1 may be parallel to the normal direction of the surface of the printed circuit board 10 adjacent to the integrated circuit IC. The pads 100 of the printed circuit board 10 may be electrically connected to corresponding pads ICP in the integrated circuit IC through corresponding solder balls 212 (as shown in FIG. 1B ). That is, the pads 100 of the printed circuit board 10 may overlap the corresponding solder balls 212 and the corresponding pads ICP in the integrated circuit IC in the first direction D1 (eg, the vertical direction) (as shown in FIG. 1B ).

请同时参照图1A~图2,集成电路接合区100A具有一中心点100C,且集成电路接合区100A包括对应于中心点100C的内部区域101及连接内部区域101的外围区域103,外围区域103例如是环绕整个内部区域101,亦是最远离于中心点100C的区域。接垫100可包括多个第一接垫110及多个第二接垫120,第一接垫110设置于外围区域103中且环绕中心点100C,第二接垫120设置于内部区域101中且环绕中心点100C,第二接垫120的形状可不同于第一接垫110的形状。Please refer to FIG. 1A to FIG. 2 simultaneously. The integrated circuit bonding area 100A has a center point 100C, and the integrated circuit bonding area 100A includes an inner region 101 corresponding to the center point 100C and a peripheral region 103 connected to the inner region 101. The peripheral region 103 surrounds the entire inner region 101 and is also the region farthest from the center point 100C. The pad 100 may include a plurality of first pads 110 and a plurality of second pads 120. The first pads 110 are disposed in the peripheral region 103 and surround the center point 100C. The second pads 120 are disposed in the inner region 101 and surround the center point 100C. The shape of the second pads 120 may be different from that of the first pads 110.

在如图2所示的上视图中,第一接垫110例如是非圆形,例如,每个第一接垫110具有一几何中心110C,且各个第一接垫110具有穿过几何中心110C以形成最长线段的长轴110B及穿过几何中心110C以形成最短线段的短轴110A,长轴110B的长度大于短轴110A的长度,且长轴110B垂直于短轴110A。可见,第一接垫110为非圆形结构,例如是长形结构。根据一实施例,第一接垫110的短轴110A的延伸方向并没有完全相同,至少一部分第一接垫110的短轴110A的延伸方向朝向内部区域101(其他部分的第一接垫110未绘示)。根据一实施例,长轴110B的长度是短轴110A的长度的1.5-2.5倍,接垫面积需足够大以提供高电流传输,然本实用新型并不限于此。In the top view shown in FIG. 2 , the first pad 110 is, for example, non-circular. For example, each first pad 110 has a geometric center 110C, and each first pad 110 has a long axis 110B passing through the geometric center 110C to form the longest line segment and a short axis 110A passing through the geometric center 110C to form the shortest line segment. The length of the long axis 110B is greater than the length of the short axis 110A, and the long axis 110B is perpendicular to the short axis 110A. It can be seen that the first pad 110 is a non-circular structure, for example, an elongated structure. According to one embodiment, the extension direction of the short axis 110A of the first pad 110 is not exactly the same, and the extension direction of the short axis 110A of at least a portion of the first pad 110 is toward the inner area 101 (other portions of the first pad 110 are not shown). According to one embodiment, the length of the major axis 110B is 1.5-2.5 times the length of the minor axis 110A, and the pad area needs to be large enough to provide high current transmission, but the present invention is not limited thereto.

在图2所示的实施例中,第一接垫110在外围区域103形成一圈第一接垫110,此圈第一接垫110环绕集成电路接合区100A的中心点100C,且第一接垫110的短轴110A的延伸方向皆朝向内部区域101,其中一部分的第一接垫110(例如第一接垫1101)的短轴110A的延伸方向朝向集成电路接合区100A的中心点100C,另一部分的第一接垫110(例如第一接垫1102)的短轴110A的延伸方向朝向集成电路接合区100A的边缘E1~E4,即短轴110A的延伸方向与边缘E1~E4几近垂直。In the embodiment shown in FIG. 2 , the first pads 110 form a circle of first pads 110 in the peripheral region 103. The circle of first pads 110 surrounds the center point 100C of the integrated circuit bonding region 100A, and the extension directions of the short axes 110A of the first pads 110 are all toward the inner region 101, wherein the extension direction of the short axes 110A of a portion of the first pads 110 (e.g., the first pad 1101) is toward the center point 100C of the integrated circuit bonding region 100A, and the extension direction of the short axes 110A of another portion of the first pads 110 (e.g., the first pad 1102) is toward the edges E1-E4 of the integrated circuit bonding region 100A, that is, the extension direction of the short axes 110A is substantially perpendicular to the edges E1-E4.

根据本实施例,一部分的第一接垫110(例如第一接垫1101)的短轴110A的延伸方向穿过集成电路接合区100A的中心点100C(如穿过中心点100C及对应的几何中心110C的虚线所示),另一部分的第一接垫110(例如第一接垫1102)的短轴110A的延伸方向则与集成电路接合区100A的中心点100C错开(例如第一接垫1102短轴110A的延伸方向与边缘E1~E4几近垂直)。在本实施例中,一部分的第一接垫110(例如第一接垫1101)的短轴110A的延伸方向交叉于集成电路接合区100A的中心点100C。图2示例性绘示一圈第一接垫110,并省略绘示第二接垫120,在其他实施例中,第一接垫110在外围区域103中形成多圈第一接垫110,例如是2圈第一接垫110、3圈第一接垫110或大于3圈第一接垫110,且多圈第一接垫110分别环绕集成电路接合区100A的中心点100C(未绘示)。According to the present embodiment, the extension direction of the short axis 110A of a portion of the first pads 110 (e.g., the first pad 1101) passes through the center point 100C of the integrated circuit bonding area 100A (as indicated by the dotted line passing through the center point 100C and the corresponding geometric center 110C), and the extension direction of the short axis 110A of another portion of the first pads 110 (e.g., the first pad 1102) is offset from the center point 100C of the integrated circuit bonding area 100A (e.g., the extension direction of the short axis 110A of the first pad 1102 is substantially perpendicular to the edges E1-E4). In the present embodiment, the extension direction of the short axis 110A of a portion of the first pads 110 (e.g., the first pad 1101) crosses the center point 100C of the integrated circuit bonding area 100A. FIG2 exemplarily illustrates a circle of first pads 110, and omits illustrating the second pads 120. In other embodiments, the first pads 110 form multiple circles of first pads 110 in the peripheral area 103, such as 2 circles of first pads 110, 3 circles of first pads 110, or more than 3 circles of first pads 110, and the multiple circles of first pads 110 respectively surround the center point 100C (not shown) of the integrated circuit bonding area 100A.

此外,图2还绘示集成电路IC中的接垫ICP沿着第一方向D1投影于集成电路接合区100A上的轮廓,例如圆形轮廓,表示一圈第一接垫110可分别对应于集成电路IC中的接垫ICP。In addition, FIG. 2 also illustrates the outline of the pads ICP in the integrated circuit IC projected onto the integrated circuit bonding region 100A along the first direction D1, such as a circular outline, indicating that a circle of first pads 110 may respectively correspond to the pads ICP in the integrated circuit IC.

请参照图3,其绘示根据本实用新型另一实施例的印刷电路板10中集成电路接合区100A的上视图。图3与图2的实施例的差异的其一在于,第一接垫210的布局方式有所不同。如图3所示,第一接垫210的形状相同于第一接垫110。类似地,每个第一接垫210具有一几何中心210C,且各个第一接垫210具有穿过几何中心210C以形成最长线段的长轴210B及穿过几何中心210C以形成最短线段的短轴210A,长轴210B的长度大于短轴210A的长度,且长轴210B垂直于短轴210A。在一实施例中,每个第一接垫210的短轴210A的延伸方向并没有完全相同,例如至少一部分第一接垫210的短轴210A的延伸方向朝向内部区域101(其他部分的第一接垫210未绘示)。Please refer to FIG. 3 , which shows a top view of an integrated circuit bonding area 100A in a printed circuit board 10 according to another embodiment of the utility model. One of the differences between the embodiment of FIG. 3 and FIG. 2 is that the layout of the first pad 210 is different. As shown in FIG. 3 , the shape of the first pad 210 is the same as that of the first pad 110. Similarly, each first pad 210 has a geometric center 210C, and each first pad 210 has a long axis 210B passing through the geometric center 210C to form the longest line segment and a short axis 210A passing through the geometric center 210C to form the shortest line segment, the length of the long axis 210B is greater than the length of the short axis 210A, and the long axis 210B is perpendicular to the short axis 210A. In one embodiment, the extension direction of the short axis 210A of each first pad 210 is not exactly the same, for example, the extension direction of the short axis 210A of at least a portion of the first pads 210 is toward the inner area 101 (the first pads 210 of other portions are not shown).

在图3所示的实施例中,第一接垫210在外围区域103形成一圈第一接垫210,此圈第一接垫210环绕集成电路接合区100A的中心点100C,第一接垫210的短轴210A的延伸方向皆朝向内部区域101,且第一接垫210的短轴210A的延伸方向皆朝向集成电路接合区100A的中心点100C。例如,第一接垫210的短轴210A的延伸方向皆穿过且交叉于集成电路接合区100A的中心点100C(如穿过中心点100C及对应的几何中心210C的虚线所示)。图3示例性绘示一圈第一接垫210,并省略绘示第二接垫120,在其他实施例中,第一接垫210在外围区域103中形成多圈第一接垫210,例如是2圈第一接垫210、3圈第一接垫210或大于3圈第一接垫210,且多圈第一接垫210分别环绕集成电路接合区100A的中心点100C(未绘示)。In the embodiment shown in FIG. 3 , the first pads 210 form a circle of first pads 210 in the peripheral region 103. The circle of first pads 210 surrounds the center point 100C of the integrated circuit bonding region 100A. The extension directions of the short axes 210A of the first pads 210 are all toward the inner region 101, and the extension directions of the short axes 210A of the first pads 210 are all toward the center point 100C of the integrated circuit bonding region 100A. For example, the extension directions of the short axes 210A of the first pads 210 all pass through and intersect the center point 100C of the integrated circuit bonding region 100A (as shown by the dotted line passing through the center point 100C and the corresponding geometric center 210C). FIG3 exemplarily illustrates a circle of first pads 210, and omits illustrating the second pads 120. In other embodiments, the first pads 210 form multiple circles of first pads 210 in the peripheral area 103, such as 2 circles of first pads 210, 3 circles of first pads 210, or more than 3 circles of first pads 210, and the multiple circles of first pads 210 respectively surround the center point 100C (not shown) of the integrated circuit bonding area 100A.

此外,图3还绘示集成电路IC中的接垫ICP沿着第一方向D1投影于集成电路接合区100A上的轮廓,例如圆形轮廓,表示一圈第一接垫210可分别对应于集成电路IC中的接垫ICP。3 also illustrates the outline of the pads ICP in the integrated circuit IC projected onto the integrated circuit bonding region 100A along the first direction D1, such as a circular outline, indicating that a circle of first pads 210 may respectively correspond to the pads ICP in the integrated circuit IC.

应理解的是,本实用新型的第一接垫110或210的形状与布局方式并不限于图2及图3所绘示的实施例。It should be understood that the shape and layout of the first pads 110 or 210 of the present invention are not limited to the embodiments shown in FIG. 2 and FIG. 3 .

通常,当集成电路与印刷电路板焊接在一起时,由于热膨胀系数所引起的形变是和距离成正比,越外围的焊锡越容易产生热疲劳而破裂。为了降低焊锡破裂的机率,目前可通过将底部填充胶(underfill)填充于焊锡周围,以降低热疲劳所引起的应力值,然而使用底部填充胶会增加制程上的困难度,且会增加制造成本。相较于集成电路接合区中的接垫皆为圆形比较例,或者是集成电路接合区中的接垫的长轴朝向集成电路接合区之内部区域的比较例而言,根据本案的图2或3的实施例的第一接垫(110或210)具有长轴(110B或210B)及短轴(110A或210A),且短轴(110A或210A)的延伸方向朝向集成电路接合区100A的内部区域101,故基于剪切应力(shear stress)的物理原理,第一接垫(110或210)在形状改变及排列方式改变的情况之下所产生的剪切应力可较小,特别是可有效降低焊点之集成电路IC端的剪切应力,可大幅降低焊锡发生裂纹或破裂的机率。Generally, when an integrated circuit is soldered to a printed circuit board, the deformation caused by the thermal expansion coefficient is proportional to the distance, and the solder closer to the periphery is more likely to produce thermal fatigue and crack. In order to reduce the probability of solder cracking, underfill can be filled around the solder to reduce the stress value caused by thermal fatigue. However, the use of underfill will increase the difficulty of the process and increase the manufacturing cost. Compared to the comparative example in which all pads in the integrated circuit bonding area are circular, or the comparative example in which the long axis of the pads in the integrated circuit bonding area is oriented toward the inner area of the integrated circuit bonding area, the first pad (110 or 210) according to the embodiment of FIG. 2 or 3 of the present case has a long axis (110B or 210B) and a short axis (110A or 210A), and the extension direction of the short axis (110A or 210A) is oriented toward the inner area 101 of the integrated circuit bonding area 100A. Therefore, based on the physical principle of shear stress, the shear stress generated by the first pad (110 or 210) when the shape and arrangement are changed can be smaller, especially the shear stress at the integrated circuit IC end of the solder joint can be effectively reduced, which can greatly reduce the probability of cracks or ruptures in the solder.

图4A绘示根据本实用新型一实施例A的印刷电路板10与集成电路接合之后受到温差测试的模拟结果,实施例A可对应于图2的实施例,且配置为单一圈长形的第一接垫110,其他的接垫100为圆形的第二接垫120(设置于内部区域101中,未绘示)。图4B绘示根据本实用新型一实施例B的印刷电路板10与集成电路接合之后受到温差测试的模拟结果,实施例B可对应于图3的实施例,且配置为单一圈长形的第一接垫210,其他的接垫100为圆形的第二接垫120(设置于内部区域101中,未绘示)。此外,在图4A及图4B中,X轴对应于时间(秒),Y轴对应剪切应力(MPa)。FIG. 4A shows the simulation results of the temperature difference test after the printed circuit board 10 and the integrated circuit are bonded according to an embodiment A of the present invention. Embodiment A may correspond to the embodiment of FIG. 2 and is configured as a single loop-shaped first pad 110, and the other pads 100 are circular second pads 120 (disposed in the inner area 101, not shown). FIG. 4B shows the simulation results of the temperature difference test after the printed circuit board 10 and the integrated circuit are bonded according to an embodiment B of the present invention. Embodiment B may correspond to the embodiment of FIG. 3 and is configured as a single loop-shaped first pad 210, and the other pads 100 are circular second pads 120 (disposed in the inner area 101, not shown). In addition, in FIG. 4A and FIG. 4B, the X-axis corresponds to time (seconds) and the Y-axis corresponds to shear stress (MPa).

图4C绘示根据一比较例A的印刷电路板与集成电路接合之后受到温差测试的模拟结果,其中X轴对应于时间(秒),Y轴对应剪切应力(MPa)。在比较例A中,印刷电路板的接垫皆为圆形,且每个接垫的面积为57000微米平方。FIG4C shows the simulation results of a temperature difference test after the printed circuit board and the integrated circuit are bonded according to a comparative example A, wherein the X-axis corresponds to time (seconds) and the Y-axis corresponds to shear stress (MPa). In comparative example A, the pads of the printed circuit board are all circular, and the area of each pad is 57,000 micrometers square.

在实施例A及实施例B中,印刷电路板10的第一接垫(110或210)的长轴(110B或210B)是360微米,短轴(110A或210A)是180微米,第一接垫(110或210)的面积为57000微米平方。In Embodiment A and Embodiment B, the major axis ( 110B or 210B) of the first pad ( 110 or 210 ) of the printed circuit board 10 is 360 micrometers, the minor axis ( 110A or 210A) is 180 micrometers, and the area of the first pad ( 110 or 210 ) is 57,000 micrometers squared.

使用有限元素法(FEA)来模拟焊点的应力,并将比较例A、实施例A及实施例B皆进行相同的温差测试模拟。例如,从25℃开始降温至-40℃,停留一下之后升温至105℃,再降温,重复3次高温(105℃)与低温(-40℃)的循环。由于焊锡破裂较常发生在焊锡邻近于集成电路的一端,故在3次高温与低温的循环结束之后,计算比较例A、实施例A及实施例B的集成电路的相同位置(例如对应于图2的虚线圆框Y所示的位置)的一接垫的剪切应力(计算剪切应力时仅采用靠近接合区100A边缘,同时以接近集成电路端的接垫的一小片圆柱体积计算),并计算高温(例如105℃)与低温(例如-40℃)时的集成电路的接垫的剪切应力差值S0~S2。其中,比较例A的剪切应力差值S0为37.85Mpa,如图4C所示。Finite element method (FEA) is used to simulate the stress of solder joints, and the same temperature difference test simulation is performed on comparative example A, embodiment A and embodiment B. For example, the temperature is lowered from 25°C to -40°C, then raised to 105°C and then lowered again, and the cycle of high temperature (105°C) and low temperature (-40°C) is repeated three times. Since solder cracking often occurs at one end of the solder adjacent to the integrated circuit, after the three high and low temperature cycles are completed, the shear stress of a pad at the same position (e.g., the position corresponding to the dotted circle Y in FIG. 2 ) of the integrated circuits of comparative example A, embodiment A and embodiment B is calculated (the shear stress is calculated by only using the edge of the bonding area 100A and a small cylindrical volume of the pad close to the end of the integrated circuit), and the shear stress difference S0-S2 of the pad of the integrated circuit at high temperature (e.g., 105°C) and low temperature (e.g., -40°C) is calculated. Among them, the shear stress difference S0 of comparative example A is 37.85Mpa, as shown in FIG. 4C .

请参照图4A及4B,实施例A的集成电路之接垫的剪切应力差值S1为36.81MPa,实施例B的集成电路之接垫的剪切应力差值S2为35.47MPa。由此可知,相较于比较例A而言,不论是实施例A或实施例B,皆可降低集成电路之接垫的剪切应力差值,故可改善焊锡产生裂纹或破裂的情况。并且,实施例B相较于实施例A而言所得的剪切应力差值更小,表示实施例B的第一接垫210的配置方式可产生更低的剪切应力,可更佳地避免焊锡产生裂纹甚至破裂。4A and 4B, the shear stress difference S1 of the pad of the integrated circuit of Example A is 36.81MPa, and the shear stress difference S2 of the pad of the integrated circuit of Example B is 35.47MPa. It can be seen that, compared with Comparative Example A, both Example A and Example B can reduce the shear stress difference of the pad of the integrated circuit, so the situation of solder cracking or breaking can be improved. Moreover, the shear stress difference obtained in Example B is smaller than that in Example A, indicating that the configuration method of the first pad 210 of Example B can generate lower shear stress, which can better prevent the solder from cracking or even breaking.

图5A绘示根据本实用新型一实施例的印刷电路板10的第一接垫310A的上视图,第一接垫310A例如是类似操场的形状。图5B绘示根据本实用新型另一实施例的印刷电路板10的第一接垫310B的上视图,第一接垫310B例如是椭圆形。图5C绘示根据本实用新型又一实施例的印刷电路板10的第一接垫310C的上视图,第一接垫310C例如是长方形。应理解的是,本实用新型的印刷电路板的第一接垫的形状并不限于此。FIG. 5A illustrates a top view of a first pad 310A of a printed circuit board 10 according to an embodiment of the present invention, wherein the first pad 310A is, for example, shaped like a playground. FIG. 5B illustrates a top view of a first pad 310B of a printed circuit board 10 according to another embodiment of the present invention, wherein the first pad 310B is, for example, elliptical. FIG. 5C illustrates a top view of a first pad 310C of a printed circuit board 10 according to yet another embodiment of the present invention, wherein the first pad 310C is, for example, rectangular. It should be understood that the shape of the first pad of the printed circuit board of the present invention is not limited thereto.

如图5A~图5C所示,第一接垫310A~310C分别具有几何中心510C~710C,且分别具有短轴510A~710A及长轴510B~710B。类似地,短轴510A~710A及长轴510B~710B分别穿过几何中心510C~710C且互相垂直,短轴510A~710A的长度小于长轴510B~710B的长度。图2及图3的实施例中的第一接垫110或210可分别置换为图5A~图5C所示的第一接垫310A~310C的形状。As shown in FIGS. 5A to 5C , the first pads 310A to 310C have geometric centers 510C to 710C, and have short axes 510A to 710A and long axes 510B to 710B, respectively. Similarly, the short axes 510A to 710A and the long axes 510B to 710B pass through the geometric centers 510C to 710C, respectively, and are perpendicular to each other. The length of the short axes 510A to 710A is less than the length of the long axes 510B to 710B. The first pads 110 or 210 in the embodiments of FIGS. 2 and 3 can be replaced with the shapes of the first pads 310A to 310C shown in FIGS. 5A to 5C , respectively.

综上,本实用新型一实施例提出一种印刷电路板。印刷电路板包括集成电路接合区以及多个接垫。集成电路接合区具有一中心点,且集成电路接合区包括对应于中心点的内部区域及连接内部区域的外围区域。接垫设置于集成电路接合区之中。接垫包括多个第一接垫,第一接垫设置于外围区域且环绕中心点。其中,在上视图中,各个第一接垫具有一几何中心,且各个第一接垫具有穿过几何中心以形成最长线段的长轴及穿过几何中心以形成最短线段的短轴,长轴的长度大于短轴的长度,且长轴垂直于短轴。其中,至少一部分的第一接垫的短轴的延伸方向朝向内部区域。相较于第一接垫的短轴的延伸方向没有朝向内部区域的比较例而言,由于本实施例的第一接垫的短轴的延伸方向朝向内部区域,可使得集成电路与印刷电路板接合之后的焊点所产生的剪切应力可较小,即使反覆经历高温及低温环境的循环,焊点较不易产生热疲劳而形成裂纹或甚至破裂。In summary, one embodiment of the utility model provides a printed circuit board. The printed circuit board includes an integrated circuit bonding area and a plurality of pads. The integrated circuit bonding area has a center point, and the integrated circuit bonding area includes an inner area corresponding to the center point and a peripheral area connected to the inner area. The pad is arranged in the integrated circuit bonding area. The pad includes a plurality of first pads, and the first pads are arranged in the peripheral area and surround the center point. In the top view, each first pad has a geometric center, and each first pad has a long axis passing through the geometric center to form a longest line segment and a short axis passing through the geometric center to form a shortest line segment, the length of the long axis is greater than the length of the short axis, and the long axis is perpendicular to the short axis. In the top view, the extension direction of the short axis of at least a portion of the first pads is toward the inner area. Compared with the comparative example in which the extension direction of the short axis of the first pad is not toward the inner area, since the extension direction of the short axis of the first pad of the present embodiment is toward the inner area, the shear stress generated by the solder joint after the integrated circuit and the printed circuit board are bonded can be smaller, and even if the solder joint is repeatedly subjected to the cycle of high temperature and low temperature environment, it is less likely to produce thermal fatigue and form cracks or even break.

综上所述,虽然本申请已以实施例公开如上,然其并非用以限定本申请。本申请所属技术领域中的普通技术人员,在不脱离本申请的精神和范围内,当可作各种的更动与润饰。因此,本申请的保护范围以申请专利范围所界定者为准。In summary, although the present application has been disclosed as above by way of embodiments, it is not intended to limit the present application. A person skilled in the art of the present application may make various modifications and improvements without departing from the spirit and scope of the present application. Therefore, the scope of protection of the present application shall be subject to the scope defined by the patent application.

Claims (10)

1. A printed circuit board, the printed circuit board comprising:
An integrated circuit bonding region having a center point and including an inner region corresponding to the center point and a peripheral region connected to the inner region; and
A plurality of pads disposed in the IC bonding region,
The plurality of first bonding pads are arranged in the peripheral area and encircle the central point;
Wherein, in the upper view, each first pad has a geometric center, and each first pad has a long axis passing through the geometric center to form the longest line segment and a short axis passing through the geometric center to form the shortest line segment, the length of the long axis is longer than that of the short axis, and the long axis is perpendicular to the short axis,
Wherein, at least a portion of the extending directions of the plurality of short axes of the plurality of first pads face the inner area.
2. The printed circuit board of claim 1, wherein the plurality of directions of extension of the plurality of short axes of the at least a portion of the plurality of first pads are toward the center point.
3. The printed circuit board of claim 2, wherein the plurality of directions of extension of the plurality of stubs of the other portion of the plurality of first pads are toward an edge of the integrated circuit bonding pad.
4. The printed circuit board of claim 1, wherein the plurality of short axes of the plurality of first pads extend in a direction through the center point of the integrated circuit land.
5. The printed circuit board of claim 1, wherein the directions of extension of the plurality of short axes of the plurality of first pads intersect at the center point of the integrated circuit bonding area.
6. The printed circuit board of claim 1, wherein the plurality of first pads form at least one ring of first pads in the peripheral region, the at least one ring of first pads surrounding the center point.
7. The printed circuit board of claim 1, wherein the plurality of first pads form a plurality of circles of first pads in the peripheral region, the plurality of circles of first pads respectively surrounding the center point.
8. The printed circuit board of claim 1, wherein the length of the major axis is 1.5-2.5 times the length of the minor axis.
9. The printed circuit board of claim 1, wherein the plurality of first pads are oval in shape in the top view.
10. The printed circuit board of claim 1, wherein the plurality of pads further comprises a plurality of second pads disposed in the inner region, and wherein the shape of the plurality of second pads is different from the shape of the plurality of first pads.
CN202420186232.XU 2024-01-25 2024-01-25 Printed Circuit Board Active CN221842738U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202420186232.XU CN221842738U (en) 2024-01-25 2024-01-25 Printed Circuit Board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202420186232.XU CN221842738U (en) 2024-01-25 2024-01-25 Printed Circuit Board

Publications (1)

Publication Number Publication Date
CN221842738U true CN221842738U (en) 2024-10-15

Family

ID=93008335

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202420186232.XU Active CN221842738U (en) 2024-01-25 2024-01-25 Printed Circuit Board

Country Status (1)

Country Link
CN (1) CN221842738U (en)

Similar Documents

Publication Publication Date Title
US6940176B2 (en) Solder pads for improving reliability of a package
JP3645136B2 (en) Electronic circuit package and mounting board
US20070165388A1 (en) Interconnection pattern design
EP1588407A2 (en) Area array package with non-electrically connected solder balls
WO2012049954A1 (en) Electronic device and electronic component
US20050062151A1 (en) Semiconductor integrated circuit and electronic apparatus having the same
CN105430898A (en) Pad structure and circuit board and mobile terminal using the pad structure
CN221842738U (en) Printed Circuit Board
JP4562579B2 (en) Semiconductor device
JP2000022034A (en) Connection structure of electronic circuit device
JP5983228B2 (en) Circuit board device and electronic device
US8243462B2 (en) Printed wiring board, semiconductor device, and method for manufacturing printed wiring board
JP2005012022A (en) Flip chip packaging body and method for packaging flip chip
JP4952365B2 (en) Electronic component mounting structure on a double-sided mounting circuit board, semiconductor device, and manufacturing method of double-sided mounting semiconductor device
JP3989152B2 (en) Semiconductor device package
JP2003304055A (en) Connection terminals for electronic components
JP2002231761A (en) Electronic component and mounting body thereof
JP2007005452A (en) Semiconductor device
CN100416806C (en) Flip chip packaging structure with area bump, flip chip substrate and flip chip assembly
CN111834328A (en) Centripetal bulge layout and method
CN117336947A (en) Electronic device, circuit board thereof and manufacturing method of electronic device
WO2022193326A1 (en) Package assembly and electronic device
JP5632901B2 (en) Circuit board on which electronic components having terminal rows or terminal arrays are mounted
JP2007189084A (en) Semiconductor device
JP2012069772A (en) Semiconductor device and manufacturing method therefor

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant