[go: up one dir, main page]

CN103985655B - The preparation method of the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid and measuring method thereof - Google Patents

The preparation method of the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid and measuring method thereof Download PDF

Info

Publication number
CN103985655B
CN103985655B CN201410229185.3A CN201410229185A CN103985655B CN 103985655 B CN103985655 B CN 103985655B CN 201410229185 A CN201410229185 A CN 201410229185A CN 103985655 B CN103985655 B CN 103985655B
Authority
CN
China
Prior art keywords
quantum dot
algaas
gaas
quantum
preparation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201410229185.3A
Other languages
Chinese (zh)
Other versions
CN103985655A (en
Inventor
尤杰
郭国平
李海欧
曹刚
肖明
郭光灿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Science and Technology of China USTC
Original Assignee
University of Science and Technology of China USTC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Science and Technology of China USTC filed Critical University of Science and Technology of China USTC
Priority to CN201410229185.3A priority Critical patent/CN103985655B/en
Publication of CN103985655A publication Critical patent/CN103985655A/en
Application granted granted Critical
Publication of CN103985655B publication Critical patent/CN103985655B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/015Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/14Measuring as part of the manufacturing process for electrical parameters, e.g. resistance, deep-levels, CV, diffusions by electrical means

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)

Abstract

本发明公开了一种GaAs/AlGaAs半导体异质结结构栅极电控量子点的制备方法,所述方法包括以下步骤:a.基片生长步骤;b.基片预处理步骤;c.量子点的制备步骤;和d.量子点样品的分块封装步骤。

The invention discloses a method for preparing GaAs/AlGaAs semiconductor heterojunction structure gate electrically controlled quantum dots. The method comprises the following steps: a. substrate growth step; b. substrate pretreatment step; c. quantum dots The preparation steps of; and d. the block encapsulation step of the quantum dot sample.

Description

GaAs/AlGaAs半导体异质结结构栅极电控量子点的制备方法及其测量方 法Preparation method and measurement method of GaAs/AlGaAs semiconductor heterojunction gate electrically controlled quantum dots Law

技术领域technical field

本发明涉及半导体领域,具体涉及一种GaAs/AlGaAs半导体异质结结构栅极电控量子点的制备方法。The invention relates to the field of semiconductors, in particular to a method for preparing GaAs/AlGaAs semiconductor heterojunction structure grid electronically controlled quantum dots.

背景技术Background technique

随着微电子器件集成度的不断提高,器件单元的尺度越来越小,精度需求也越来越高。当电路上的电子器件的尺寸小到一定程度,差不多纳米量级时,我们必须考虑粒子波动性在电路中产生的新的物理现象,即量子效应,这个时候传统的芯片制造技术和工艺已经达到物理极限,量子物理开始成为纳米级芯片器件的物理基础。With the continuous improvement of the integration level of microelectronic devices, the scale of device units is getting smaller and smaller, and the precision requirements are getting higher and higher. When the size of the electronic devices on the circuit is small to a certain extent, almost on the order of nanometers, we must consider the new physical phenomenon generated in the circuit by particle volatility, that is, the quantum effect. At this time, the traditional chip manufacturing technology and process have reached At the physical limit, quantum physics has begun to become the physical basis of nanoscale chip devices.

对于当前,我们至关重要的问题就是找到量子信息科学中可以用来承载信息的载体,目前可以提供量子信息处理的物理体系有很多,如:线性光学器件、核磁共振、囚禁的离子、超导约瑟夫结、半导体量子点等。现阶段哪一种方案更具有可行性,哪一种方案更具有前景,最有可能实现量子计算机,这个还非常难说。其中,半导体量子点体系以其更好的稳定性以及集成性,被认为是最有可能实现量子计算机的材料体系之一。For the present, our crucial issue is to find the carrier that can be used to carry information in quantum information science. There are many physical systems that can provide quantum information processing, such as: linear optical devices, nuclear magnetic resonance, trapped ions, superconductivity Joseph junctions, semiconductor quantum dots, etc. At this stage, it is very difficult to say which solution is more feasible, which one is more promising, and which is most likely to realize quantum computers. Among them, the semiconductor quantum dot system is considered to be one of the material systems most likely to realize quantum computers because of its better stability and integration.

在诸多繁杂的量子点家族中,栅极电控量子点以它与传统硅工艺类似的简便的电极控制性,以及其微纳加工技术的成熟性和非常好的可集成性,成为前沿和热门的研究体系。Among the many complicated quantum dot families, gate electronically controlled quantum dots have become the frontier and hot spot due to their simple electrode controllability similar to traditional silicon technology, as well as the maturity and very good integration of their micro-nano processing technology. research system.

发明内容Contents of the invention

本发明针对现有量子计算研究最前沿的半导体栅极电控量子点体系,提供一种GaAs/AlGaAs半导体异质结结构栅极电控量子点制备方法,并且提供一种更有效的量子点接触(QPC)作为探测通道的测量方式,在该结构上实现量子点中单电子电荷和自旋态的测量,为量子信息在固态量子芯片上的实现提供一种新的载体。The present invention aims at the electronically controlled quantum dot system of the semiconductor gate at the forefront of existing quantum computing research, provides a GaAs/AlGaAs semiconductor heterojunction structure gate electronically controlled quantum dot preparation method, and provides a more effective quantum dot contact (QPC) is used as the measurement method of the detection channel, and the measurement of the single electron charge and spin state in the quantum dot is realized on this structure, which provides a new carrier for the realization of quantum information on the solid-state quantum chip.

本发明的一个方面提供了一种GaAs/AlGaAs半导体异质结结构栅极电控量子点的制备方法,所述方法包括以下步骤:One aspect of the present invention provides a method for preparing GaAs/AlGaAs semiconductor heterojunction structure gate electrically controlled quantum dots, the method comprising the following steps:

a.基片生长步骤,其中依次生长不掺杂的GaAs衬底101、AlGaAs缓冲层102、AlGaAs掺杂层103、AlGaAs隔离层104和表面的GaAs盖帽层105,从而形成稳定的二维电子气结构106;a. Substrate growth step, wherein an undoped GaAs substrate 101, an AlGaAs buffer layer 102, an AlGaAs doped layer 103, an AlGaAs spacer layer 104 and a GaAs capping layer 105 on the surface are sequentially grown to form a stable two-dimensional electron gas structure 106;

b.基片预处理步骤,其中通过将基片清洗干净,优选通过超声清洗;b. substrate pretreatment step, wherein by cleaning the substrate, preferably by ultrasonic cleaning;

c.量子点的制备步骤,其中通过刻蚀制成二维电子导通平台100结构,得到二维电子气区域;再通过进行光学曝光、镀膜和金属剥离,制备欧姆接触电极200和金属栅极300;最后通过进行电子束曝光、镀膜和金属剥离,得到量子点区域的金属小电极400,形成中间的量子点(QD)区域500和量子点接触(QPC)通道600;c. The preparation steps of quantum dots, wherein the two-dimensional electron conduction platform 100 structure is formed by etching to obtain a two-dimensional electron gas region; and then the ohmic contact electrode 200 and the metal gate are prepared by performing optical exposure, coating and metal stripping 300; Finally, by performing electron beam exposure, coating and metal stripping, the metal small electrodes 400 in the quantum dot area are obtained, forming the middle quantum dot (QD) area 500 and quantum dot contact (QPC) channel 600;

d.量子点样品的分块封装步骤,其中将制备完成的量子点样品基片进行封装。d. A block-by-block packaging step of the quantum dot sample, wherein the prepared quantum dot sample substrate is packaged.

在本发明的一个实施方案中,AlGaAs缓冲层102、AlGaAs掺杂层103和AlGaAs隔离层104中Al的质量分数为10%至70%,优选15%-50%,再优选20%-40%,最优选30%。In one embodiment of the present invention, the mass fraction of Al in the AlGaAs buffer layer 102, the AlGaAs doped layer 103 and the AlGaAs isolation layer 104 is 10% to 70%, preferably 15%-50%, and more preferably 20%-40%. , most preferably 30%.

在本发明的一个实施方案中,AlGaAs掺杂层103掺杂的原子是Si原子,掺杂浓度为0.5-2.0×1018/cm3。优选0.7-1.5×1018/cm3,再优选0.9-1.2×1018/cm3,最优选1.0×1018/cm3In one embodiment of the present invention, atoms doped in the AlGaAs doped layer 103 are Si atoms, and the doping concentration is 0.5-2.0×10 18 /cm 3 . Preferably 0.7-1.5×10 18 /cm 3 , more preferably 0.9-1.2×10 18 /cm 3 , most preferably 1.0×10 18 /cm 3 .

在本发明的一个实施方案中,GaAs衬底101的厚度为300-800nm,优选400-600nm,再优选450-550nm,最优选500nm。In one embodiment of the present invention, the GaAs substrate 101 has a thickness of 300-800 nm, preferably 400-600 nm, more preferably 450-550 nm, most preferably 500 nm.

在本发明的一个实施方案中,AlGaAs缓冲层102厚度为5-25nm,优选8-20nm,再优选10-18nm,最优选15nm。In one embodiment of the present invention, the thickness of the AlGaAs buffer layer 102 is 5-25 nm, preferably 8-20 nm, more preferably 10-18 nm, most preferably 15 nm.

在本发明的一个实施方案中,AlGaAs掺杂层103厚度为15-25nm,优选17-23nm,再优选18-22nm,最优选20nm。In one embodiment of the present invention, the thickness of the AlGaAs doped layer 103 is 15-25 nm, preferably 17-23 nm, more preferably 18-22 nm, most preferably 20 nm.

在本发明的一个实施方案中,AlGaAs隔离层104的厚度为30-80nm,优选35-70nm,再优选40-60nm,最优选50nm。In one embodiment of the present invention, the thickness of the AlGaAs isolation layer 104 is 30-80 nm, preferably 35-70 nm, more preferably 40-60 nm, most preferably 50 nm.

在本发明的一个实施方案中,GaAs盖帽层105厚度为3-15nm,优选5-13nm,再优选7-11nm,最优选10nm。In one embodiment of the present invention, the GaAs capping layer 105 has a thickness of 3-15 nm, preferably 5-13 nm, more preferably 7-11 nm, and most preferably 10 nm.

在本发明的一个实施方案中,在基片预处理过程中,先后使用的溶液分别为三氯乙烯(TCE)、丙酮(ACE)、异丙醇(IPA)、去离子水(DI),超声时间都为20-180s,优选40-120s,再优选50-80s,最优选60s。In one embodiment of the present invention, in the substrate pretreatment process, the solutions used successively are trichlorethylene (TCE), acetone (ACE), isopropanol (IPA), deionized water (DI), ultrasonic The time is 20-180s, preferably 40-120s, more preferably 50-80s, most preferably 60s.

在本发明的一个实施方案中,量子点的制备阶段,刻蚀液为98%H2SO4∶30%H2O2∶H2O,不同的比例配比,对GaAs的刻蚀速度为5nm/s至40nm/s,优选10nm/s-30nm/s,再优选15nm/s-25nm/s,最优选20nm/s。总的刻蚀深度为200nm-300nm。优选220nm-280nm,再优选230nm-260nm,最优选240nm。In one embodiment of the present invention, in the preparation stage of quantum dots, the etching solution is 98% H 2 SO 4 : 30% H 2 O 2 : H 2 O, with different ratios, the etching speed for GaAs is 5nm/s to 40nm/s, preferably 10nm/s-30nm/s, more preferably 15nm/s-25nm/s, most preferably 20nm/s. The total etching depth is 200nm-300nm. Preferably 220nm-280nm, more preferably 230nm-260nm, most preferably 240nm.

在本发明的一个实施方案中,量子点的制备阶段,所用的光刻胶为AZ5214,烤胶温度为80-110℃,优选85-105℃,再优选90-100℃,最优选95℃,烤胶时间为50-180s,优选60-120s,再优选80-100s,最优选90s。In one embodiment of the present invention, in the preparation stage of quantum dots, the photoresist used is AZ5214, and the baking temperature is 80-110°C, preferably 85-105°C, more preferably 90-100°C, most preferably 95°C, The baking time is 50-180s, preferably 60-120s, more preferably 80-100s, most preferably 90s.

在本发明的一个实施方案中,量子点的制备阶段,欧姆接触电极200选用的金属为(10-30nm)Ni+(100-200nm)AuGe,优选(15-25nm)Ni+(120-180nm)AuGe,再优选(16-22nm)Ni+(135-165nm)AuGe,最优选20nmNi+150nmAuGe。In one embodiment of the present invention, in the preparation stage of quantum dots, the metal selected for the ohmic contact electrode 200 is (10-30nm) Ni+(100-200nm) AuGe, preferably (15-25nm) Ni+(120-180nm) AuGe, More preferably (16-22nm) Ni+(135-165nm) AuGe, most preferably 20nmNi+150nm AuGe.

在本发明的一个实施方案中,高温退火条件为:温度350-550℃,退火1-10min,优选温度370-500℃,退火2-7min,再优选温度400-460℃,退火3-5min,最优选420℃,退火5min.In one embodiment of the present invention, the high temperature annealing conditions are: temperature 350-550°C, annealing 1-10min, preferably temperature 370-500°C, annealing 2-7min, more preferably temperature 400-460°C, annealing 3-5min, The most preferred is 420°C, annealing for 5min.

在本发明的一个实施方案中,量子点的制备阶段,退火保护气体H2和N2,优选含有10-30%H2,更优选15-25%,最优选20%H2In one embodiment of the present invention, in the preparation stage of quantum dots, the annealing protective gases H 2 and N 2 preferably contain 10-30% H 2 , more preferably 15-25%, most preferably 20% H 2 .

在本发明的一个实施方案中,量子点的制备阶段,金属栅极300镀膜选用的金属为Ti+Au或者Cr+Au,优选(5nm-15nm)+(50nm-150nm),再优选(8nm-12nm)+(80nm-120nm),最优选10nm+100nm。In one embodiment of the present invention, in the preparation stage of the quantum dots, the metal selected for coating the metal gate 300 is Ti+Au or Cr+Au, preferably (5nm-15nm)+(50nm-150nm), more preferably (8nm- 12nm)+(80nm-120nm), most preferably 10nm+100nm.

在本发明的一个实施方案中,在量子点的制备阶段所用的电子束曝光胶是双层PMMA950A2胶,烤胶温度为160-200℃,优选170-190℃,最优选180℃,烤胶时间为3-10分钟,优选4-8分钟,最优选5分钟,量子点区域金属小电极400选用的镀膜金属为Ti+Au,优选(2nm-10nm)Ti+(25nm-60nm)Au,再优选(4nm-8nm)Ti+(35nm-33nm)Au,,最优选5nmTi+45nmAu,且金属小电极400与金属栅极300的尖端相连。In one embodiment of the present invention, the electron beam exposure glue used in the preparation stage of quantum dots is double-layer PMMA950A2 glue, and the glue baking temperature is 160-200 ℃, preferably 170-190 ℃, most preferably 180 ℃, and the glue baking time For 3-10 minutes, preferably 4-8 minutes, most preferably 5 minutes, the coating metal selected by the quantum dot area metal small electrode 400 is Ti+Au, preferably (2nm-10nm) Ti+(25nm-60nm) Au, more preferably ( 4nm-8nm)Ti+(35nm-33nm)Au, most preferably 5nmTi+45nmAu, and the metal small electrode 400 is connected to the tip of the metal gate 300.

在本发明的一个实施方案中,在量子点的制备阶段,金属小电极400的电极宽度为10-50nm,优选20-40nm,最优选30nm。In one embodiment of the present invention, in the preparation stage of quantum dots, the electrode width of the small metal electrode 400 is 10-50 nm, preferably 20-40 nm, most preferably 30 nm.

在本发明的一个实施方案中,量子点中心(QD)区域500的直径为200-400nm,优选220-300nm,最优选250nm。In one embodiment of the present invention, the central quantum dot (QD) region 500 has a diameter of 200-400 nm, preferably 220-300 nm, most preferably 250 nm.

在本发明的一个实施方案中,量子点接触(QPC)通道600的宽度为200-350nm,优选220-300nm,最优选270nm。In one embodiment of the present invention, the quantum point contact (QPC) channel 600 has a width of 200-350 nm, preferably 220-300 nm, most preferably 270 nm.

本发明的另一方面还提供一种GaAs/AlGaAs半导体异质结结构栅极电控量子点电荷填充的测量方法。通过在各金属栅极300上施加一定大小的直流偏置负电压,可以在二维电子气区域内利用电场电势形成一个可以囚禁电子的势阱,从而形成量子点(QD)区域500和量子点接触(QPC)通道区域600,通过量子点源漏输运信号和量子点接触通道感应信号两种测量方法,都可以观测到量子点电子隧穿的库仑阻塞效应和电子的隧穿过程,从而完成量子点中电子填充状态的测量和表征。在量子点的测量阶段,样品被放置在极低温强磁场环境中,温度为T<1K,低频交流电压使用锁相放大器(lock-in830)输出,交流信号振幅一般为4~50uV,直流偏置电压使用锁相放大器(lock-in830)四个直流端口输出。Another aspect of the present invention also provides a method for measuring the charge filling of the GaAs/AlGaAs semiconductor heterojunction structure gate electrically controlled quantum dot charge. By applying a certain amount of DC bias negative voltage on each metal gate 300, a potential well that can trap electrons can be formed by using the electric field potential in the two-dimensional electron gas region, thereby forming a quantum dot (QD) region 500 and a quantum dot In the contact (QPC) channel area 600, the Coulomb blocking effect of quantum dot electron tunneling and the tunneling process of electrons can be observed through the two measurement methods of the quantum dot source-drain transport signal and the quantum dot contact channel induction signal, thereby completing Measurement and Characterization of Electron Filling States in Quantum Dots. In the measurement stage of quantum dots, the sample is placed in a very low temperature and strong magnetic field environment, the temperature is T<1K, the low frequency AC voltage is output by a lock-in amplifier (lock-in830), the AC signal amplitude is generally 4 ~ 50uV, and the DC bias The voltage is output using four DC ports of a lock-in amplifier (lock-in830).

本发明的优点在于:本发明提供的这种利用光刻掩膜技术和电子束曝光掩膜技术的结合套刻,以及电子束镀膜和金属剥离技术等,其工艺相对简单,可以在较短时间内进行批量的量子点样品制备。另外,这种栅极电控量子点的可控性较强,可以完成基于固态半导体量子点体系中的电子电荷探测和操控等一系列实验。The advantage of the present invention is that: the combined overlay of the photolithographic mask technology and the electron beam exposure mask technology provided by the present invention, as well as the electron beam coating and metal stripping technology, etc., its process is relatively simple, and can be processed in a short time. In-house batch quantum dot sample preparation. In addition, this gate electronically controlled quantum dot has strong controllability, and can complete a series of experiments based on electronic charge detection and manipulation in the solid-state semiconductor quantum dot system.

附图说明Description of drawings

图1为GaAs/AlGaAs异质结基片上刻蚀出的二维电子导通平台结构示意图;Figure 1 is a schematic diagram of the structure of a two-dimensional electronic conduction platform etched on a GaAs/AlGaAs heterojunction substrate;

图2为本发明的GaAs/AlGaAs半导体异质结结构栅极电控量子点结构示意图;2 is a schematic diagram of the GaAs/AlGaAs semiconductor heterojunction structure gate electrically controlled quantum dot structure of the present invention;

图3为本发明的GaAs/AlGaAs半导体异质结结构栅极电控量子点结构沿A-A线切割的剖面图;Fig. 3 is the cross-sectional view of the GaAs/AlGaAs semiconductor heterojunction structure gate electrically controlled quantum dot structure cut along the A-A line of the present invention;

图4为本发明图2中最内部的量子点区域结构的示意图;Fig. 4 is a schematic diagram of the innermost quantum dot region structure in Fig. 2 of the present invention;

图5为本发明的制作工艺流程图;Fig. 5 is the production process flowchart of the present invention;

图6为一个实例的单量子点中电子隧穿过程的测量曲线图。FIG. 6 is a measurement graph of an example of electron tunneling process in a single quantum dot.

图7为另一个实例的单量子点中电子隧穿过程的测量曲线图。FIG. 7 is a measurement graph of electron tunneling process in a single quantum dot in another example.

具体实施方式detailed description

为了更加清楚地描述本发明,下面结合附图对本发明进行详细的介绍。In order to describe the present invention more clearly, the present invention will be introduced in detail below in conjunction with the accompanying drawings.

在本发明的一个具体实施方式中,提供一种GaAs/AlGaAs半导体异质结结构栅极电控量子点的制备方法,该方法包括GaAs/AlGaAs异质结基片的生长、异质结基片预处理、量子点的制备阶段和量子点样品的分块封装,具体步骤如下:In a specific embodiment of the present invention, a method for preparing GaAs/AlGaAs semiconductor heterojunction structure gate electrically controlled quantum dots is provided, the method includes the growth of a GaAs/AlGaAs heterojunction substrate, the heterojunction substrate Pretreatment, the preparation stage of quantum dots and the block encapsulation of quantum dot samples, the specific steps are as follows:

(1)基片生长:利用分子束外延(MBE)的方法,依次生长不掺杂的GaAs衬底101、AlGaAs缓冲层102、AlGaAs掺杂层103、AlGaAs隔离层104和表面的GaAs盖帽层105,从而形成稳定的二维电子气结构106;(1) Substrate growth: using the method of molecular beam epitaxy (MBE), sequentially grow an undoped GaAs substrate 101, an AlGaAs buffer layer 102, an AlGaAs doped layer 103, an AlGaAs isolation layer 104, and a GaAs capping layer 105 on the surface , thus forming a stable two-dimensional electron gas structure 106;

(2)基片预处理:通过不同溶液的顺序依次超声清洗,使得基片达到适合进行下一步的干净程度,在刻蚀或者金属电极制备之前都需要对基片进行预处理;(2) Substrate pretreatment: through ultrasonic cleaning in sequence of different solutions, the substrate reaches a clean level suitable for the next step, and the substrate needs to be pretreated before etching or metal electrode preparation;

(3)量子点的制备阶段:通过光刻掩膜技术,利用湿法刻蚀技术,制成二维电子导通平台100结构,得到我们所需要的二维电子气区域;再利用光刻掩膜套刻技术,进行电子束镀膜和金属剥离,制备欧姆接触电极200和金属栅极300;最后利用电子束曝光套刻技术,进行电子束镀膜和金属剥离,得到量子点区域的金属小电极400,形成中间的量子点(QD)区域500和量子点接触(QPC)区域600;(3) The preparation stage of quantum dots: through photolithography mask technology, using wet etching technology, make two-dimensional electronic conduction platform 100 structure, obtain the two-dimensional electron gas region we need; then use photolithography mask Film engraving technology, electron beam coating and metal stripping, to prepare ohmic contact electrodes 200 and metal grids 300; finally, electron beam exposure overlaying technology, electron beam coating and metal stripping, to obtain small metal electrodes 400 in the quantum dot area , forming a quantum dot (QD) region 500 and a quantum dot contact (QPC) region 600 in the middle;

(4)量子点样品的分块封装:将完成好的样品基片使用甩胶机在2000r/min的转速下,甩上光刻胶,再用金刚石刀切成小块进行封装和待测量所用。(4) Sub-block encapsulation of quantum dot samples: Use a glue-spinning machine to spin the photoresist on the completed sample substrate at a speed of 2000r/min, then cut it into small pieces with a diamond knife for encapsulation and to be measured .

本发明提出了一种GaAs/AlGaAs半导体异质结结构栅极电控量子点的制备方法,包括GaAs/AlGaAs异质结基片生长、GaAs/AlGaAs异质结基片预处理、量子点的制备阶段和量子点样品的分块封装,具体步骤如下:The invention proposes a method for preparing GaAs/AlGaAs semiconductor heterojunction structure gate electronically controlled quantum dots, including GaAs/AlGaAs heterojunction substrate growth, GaAs/AlGaAs heterojunction substrate pretreatment, and preparation of quantum dots The stage and block encapsulation of quantum dot samples, the specific steps are as follows:

(1)GaAs/AlGaAs异质结基片生长:利用分子束外延(MBE)的方法,依次生长不掺杂的GaAs衬底101、AlGaAs缓冲层102、AlGaAs掺杂层103、AlGaAs隔离层104和表面的GaAs盖帽层105,从而形成稳定的二维电子气结构106,其中,AlGaAs缓冲层102、AlGaAs掺杂层103和AlGaAs隔离层104中Al的质量分数为30%。,AlGaAs掺杂层103掺杂的原子是Si原子,掺杂浓度为1.0×1018/cm3,GaAs衬底101、AlGaAs缓冲层102、AlGaAs掺杂层103、AlGaAs隔离层104和GaAs盖帽层105的厚度分别为500nm、15nm、20nm、50nm和10nm,具体基片层次结构如图3所示;(1) Growth of GaAs/AlGaAs heterojunction substrate: using molecular beam epitaxy (MBE), sequentially grow undoped GaAs substrate 101, AlGaAs buffer layer 102, AlGaAs doped layer 103, AlGaAs spacer layer 104 and The GaAs capping layer 105 on the surface forms a stable two-dimensional electron gas structure 106, wherein the mass fraction of Al in the AlGaAs buffer layer 102, the AlGaAs doped layer 103 and the AlGaAs isolation layer 104 is 30%. , the atoms doped in the AlGaAs doped layer 103 are Si atoms, the doping concentration is 1.0×10 18 /cm 3 , the GaAs substrate 101, the AlGaAs buffer layer 102, the AlGaAs doped layer 103, the AlGaAs isolation layer 104 and the GaAs cap layer The thicknesses of 105 are 500nm, 15nm, 20nm, 50nm and 10nm respectively, and the specific substrate hierarchy is shown in Figure 3;

(2)GaAs/AlGaAs异质结基片预处理:先后使用三氯乙烯(TCE)、丙酮(ACE)、异丙醇(IPA)、去离子水(DI)溶液对上述制作好的基片进行清洗,超声时间都为1分钟,使得基片达到适合进行下一步的干净程度,在刻蚀或者电极制备之前都需要对基片进行预处理;(2) Pretreatment of GaAs/AlGaAs heterojunction substrate: successively use trichlorethylene (TCE), acetone (ACE), isopropanol (IPA), and deionized water (DI) solutions to treat the above prepared substrate Cleaning and ultrasonic time are both 1 minute, so that the substrate can reach a clean level suitable for the next step, and the substrate needs to be pretreated before etching or electrode preparation;

(3)量子点的制备阶段:如图1、图2和图5所示的结构及制作工艺,通过光刻掩膜技术,利用湿法刻蚀技术,采用刻蚀液98%H2SO4∶30%H2O2∶H2O=2∶25∶150,对GaAs的刻蚀速度为20nm/s,刻蚀出深度为240nm的二维电子导通平台100,得到我们所需要的二维电子气区域,再在二维电子导通平台100的六个端点部位进行光学曝光套刻,采用光刻胶AZ5214,95℃条件下烤胶90秒,利用光刻掩膜套刻技术,曝光出六个欧姆接触窗口201,202,203,204,205,206,进行电子束镀膜和金属剥离,分别沉积20nmNi和150nmAuGe,利用保护气20%H2和80%N2在420℃下快速退火3分钟,使得欧姆电极往下渗透,与二维电子气区域106形成良好的接触,形成欧姆接触电极201,202,203,204,205,206;然后甩上光刻胶AZ5214进行再次套刻,曝光出需要的金属栅极300的窗口,利用电子束蒸发镀膜和金属剥离,沉积10nmTi和100nmAu,形成金属栅极300,将基片再次清洗干净,甩上双层PMMA950A2胶作为电子束曝光胶,180℃条件下分别烤胶5分钟和10分钟后,进行量子点区域小结构的电子束掩膜曝光,利用电子束蒸发镀膜和金属剥离,沉积5nmTi和45nmAu,制成金属小电极400,金属小电极的线宽为30nm,并且每个金属小电极400的末端与上述制成的相应的金属栅极300的尖端相连,使得在中间形成一个量子点区域500的结构,其量子点中心(QD)区域500的直径为250nm,以及形成量子点接触(QPC)通道区域,其通道宽度为270nm,如图4所示。(3) The preparation stage of quantum dots: the structure and manufacturing process shown in Figure 1, Figure 2 and Figure 5, through photolithography mask technology, using wet etching technology, using etching solution 98% H 2 SO 4 :30%H 2 O 2 :H 2 O=2:25:150, the etching speed to GaAs is 20nm/s, and the two-dimensional electronic conduction platform 100 with a depth of 240nm is etched out to obtain the two-dimensional electron conduction platform 100 we need. Dimensional electron gas area, and then perform optical exposure overlay on the six end points of the two-dimensional electron conduction platform 100, use photoresist AZ5214, bake the glue at 95°C for 90 seconds, use photolithographic mask overlay technology, and expose Out of six ohmic contact windows 201, 202, 203, 204, 205, 206, conduct electron beam coating and metal lift-off, respectively deposit 20nmNi and 150nmAuGe, and use protective gas 20% H2 and 80% N2 to rapidly anneal at 420°C For 3 minutes, the ohmic electrode penetrates downward, forming good contact with the two-dimensional electron gas region 106, forming ohmic contact electrodes 201, 202, 203, 204, 205, 206; Expose the window of the required metal grid 300, use electron beam evaporation coating and metal stripping, deposit 10nm Ti and 100nm Au to form the metal grid 300, clean the substrate again, and use double-layer PMMA950A2 glue as the electron beam exposure glue, After baking glue at 180°C for 5 minutes and 10 minutes respectively, conduct electron beam mask exposure of the small structure of the quantum dot area, use electron beam evaporation coating and metal stripping, deposit 5nm Ti and 45nm Au, and make metal small electrodes 400, metal small electrodes The line width of the electrode is 30nm, and the end of each small metal electrode 400 is connected with the tip of the corresponding metal gate 300 made above, so that a quantum dot region 500 structure is formed in the middle, and its quantum dot center (QD) The region 500 has a diameter of 250 nm and forms a quantum dot contact (QPC) channel region with a channel width of 270 nm, as shown in FIG. 4 .

(4)量子点样品的分块封装:将上述制作完成的量子点样品基片在甩胶机上以2000r/min的速度甩上厚度为1.4um的AZ5214光刻胶,在烤胶机上利用95℃的温度烘烤90s,然后用金刚石刀切成小块进行封装和待测量所用。(4) Block encapsulation of quantum dot samples: put the AZ5214 photoresist with a thickness of 1.4um on the quantum dot sample substrate produced above at a speed of 2000r/min on the glue-spinning machine, and use 95°C on the glue-baking machine The temperature is baked for 90s, and then cut into small pieces with a diamond knife for packaging and measurement.

本发明还提供了GaAs/AlGaAs半导体异质结结构栅极电控量子点的测量方法,利用微弱信号测量技术,通过在各个金属栅极300上施加负电压,利用电场电势的方式可以在二维电子气区域形成可以囚禁电子的区域,即为量子点区域500和量子点接触通道600,通过量子点输运信号和量子点接触感应两种测量方法,都可以观测到量子点电子隧穿的库仑阻塞效应和单电子隧穿的实时过程。The present invention also provides a measurement method for GaAs/AlGaAs semiconductor heterojunction structure gate electronically controlled quantum dots, using weak signal measurement technology, by applying a negative voltage on each metal gate 300, and using an electric field potential, the two-dimensional The electron gas region forms a region where electrons can be trapped, that is, the quantum dot region 500 and the quantum dot contact channel 600. Through the two measurement methods of quantum dot transport signal and quantum dot contact induction, the Coulomb of quantum dot electron tunneling can be observed. Blocking effects and real-time processes of single-electron tunneling.

本发明制成的单量子点样品结构,如图4所示,包括4个欧姆接触200和6个金属小电极400,每个金属小电极400都与相应的金属栅极300相连,所以施加在金属栅极300上的电压就直接相当于加在了金属小电极400上,在中间部位形成了量子点(QD)区域500,和量子点接触(QPC)通道600。实验样品放在极低温T<0.5K环境中进行测量,测量过程中的交流电压使用锁相放大器(lock-in830)输入,施加在各个金属栅极上的直流偏置电压使用锁相放大器(lock-in830)的直流端口输出。通过选定两个欧姆电极201和204,一端施加VAC=20uV的电压,另外一端使用锁相放大器测量通道电流I,在中间选定的金属小电极402和403上施加负电压,通过测量通道电流I的大小,可以控制量子点区域500和量子点接触通道600之间电子的隧穿,控制强度可以从电流几乎导通到电子隧穿完全截断,选择一个可以使得量子点500和量子点接触通道600完全截断的电压施加在金属小电极402和403上。然后重新选定欧姆接触电极203和204,同样在一端施加Vac=20uV的电压,另一端测量通过的电流大小I,通过调节金属小电极404和406上施加负电压的大小,可以很好的控制量子点500与源漏欧姆接触电极203和204中电子库之间的隧穿率,当施的负电压足够负,隧穿率在兆赫兹时,然后在中间选定的金属小电极405,当控制金属小电极405负电压不断增加,电子会一个个被排出量子点,从而观察到振荡的电流信号,我们称之为库仑阻塞效应。如图6(a)所示,电子从源极欧姆接触电极203的电子库中经过量子点500的量子通道跃迁至漏极欧姆接触电极204的电子库中,从而形成了一个持续的电子之间隧穿过程,实验上观察到的就是在电流随着金属小电极405所加的直流电压的变化,通过量子点500的电流会有明显的变化,曲线中的每一个峰都代表量子点500中提供一个能级供电子在源漏电极之间隧穿,从而完成量子点中电子隧穿过程的探测和电子填充的表征。The single quantum dot sample structure made by the present invention, as shown in FIG. The voltage on the metal grid 300 is directly equivalent to being applied to the small metal electrode 400 , forming a quantum dot (QD) region 500 and a quantum dot contact (QPC) channel 600 in the middle. The experimental samples were measured in an extremely low temperature T<0.5K environment. The AC voltage during the measurement was input using a lock-in amplifier (lock-in830), and the DC bias voltage applied to each metal grid was input using a lock-in amplifier (lock-in 830). -in830) DC port output. By selecting two ohmic electrodes 201 and 204, one end applies a voltage of V AC = 20uV, the other end uses a lock-in amplifier to measure the channel current I, and a negative voltage is applied to the middle selected metal small electrodes 402 and 403, through which the measurement channel The size of the current I can control the tunneling of electrons between the quantum dot region 500 and the quantum dot contact channel 600, and the control intensity can be completely cut off from the current almost conducting to the electronic tunneling, and selecting one can make the quantum dot 500 and the quantum dot contact The voltage at which the channel 600 is completely cut off is applied to the small metal electrodes 402 and 403 . Then re-select the ohmic contact electrodes 203 and 204, apply a voltage of Vac=20uV at one end, and measure the current size I passing through the other end. By adjusting the size of the negative voltage applied on the small metal electrodes 404 and 406, it can be well controlled. The tunneling rate between the quantum dot 500 and the electron pool in the source-drain ohmic contact electrodes 203 and 204, when the applied negative voltage is negative enough, and the tunneling rate is at megahertz, then the small metal electrode 405 selected in the middle, when Control the negative voltage of the small metal electrode 405 to increase continuously, and the electrons will be discharged from the quantum dots one by one, so that an oscillating current signal can be observed, which we call the Coulomb blocking effect. As shown in Figure 6(a), electrons jump from the electron pool of the source ohmic contact electrode 203 to the electron pool of the drain ohmic contact electrode 204 through the quantum channel of the quantum dot 500, thereby forming a continuous electron gap between In the tunneling process, what is observed experimentally is that the current passing through the quantum dot 500 will change significantly when the current changes with the DC voltage applied by the small metal electrode 405, and each peak in the curve represents the current in the quantum dot 500. An energy level is provided for electrons to tunnel between the source and drain electrodes, thereby completing the detection of electron tunneling process in quantum dots and the characterization of electron filling.

此外,我们通过施加在金属小电极401上的直流偏置电压可以调节量子点接触通道600的电阻,使得其电阻在20-100千欧姆的时候,是其探测量子点中电子隧穿过程最灵敏的区域。我们通过观测量子点接触(QPC)通道的电流变化(图6(b))同样可以观测到电子的实时隧穿过程,具体测量图谱如图6所示,(a)中每个峰的位置对于与(b)图中就会有一个电流突然跳跃的过程,两个是一一对应的,就表示量子点接触(QPC)通道可以通过感应的方式,间接的观察到量子点中电子的隧穿过程,这种探测方式起到了不破坏量子点500体系本身电子状态的效果。In addition, we can adjust the resistance of the quantum dot contact channel 600 by applying a DC bias voltage on the metal small electrode 401, so that its resistance is 20-100 kiloohms, which is the most sensitive for detecting the electron tunneling process in the quantum dot. Area. We can also observe the real-time tunneling process of electrons by observing the current change of the quantum point contact (QPC) channel (Fig. 6(b)). The specific measurement spectrum is shown in Fig. 6. The position of each peak in (a) is relative to In the figure (b), there will be a process of sudden jumping of the current, and the two are in one-to-one correspondence, which means that the quantum dot contact (QPC) channel can indirectly observe the tunneling of electrons in the quantum dot through induction. This detection method has the effect of not destroying the electronic state of the quantum dot 500 system itself.

现有实验研究主要停留在量子输运研究阶段,也就是说停留在测量连续电流的方式。我们的发明不仅仅提供了一个可调的量子点500体系(通过改变形成量子点500的金属小电极的结构方式和直径大小等等,均可以很好的控制量子点的大小,特别是可以很好的控制量子点中电子填充的数目和方式),而且提供了一种新的利用量子点接触600作为探测通道的样品结构和测量方法。此外,我们发明设计的量子点接触通道600与量子点500之间的耦合强度可调,通过改变金属小电极402和403上施加的直流偏置电压,可以使得量子点接触600和量子点500之间的耦合强度从零调节到较大的强度区域,这就使得我们可以在实验上完成不同耦合强度的实验探测。这些在现有的实验技术中都是欠缺和不完善的。Existing experimental research mainly stays at the stage of quantum transport research, that is to say, it stays in the way of measuring continuous current. Our invention not only provides an adjustable quantum dot 500 system (by changing the structure and diameter of the small metal electrodes forming the quantum dot 500, etc., the size of the quantum dot can be well controlled, especially can be very Good control of the number and mode of electron filling in the quantum dot), and provide a new sample structure and measurement method using the quantum dot contact 600 as a detection channel. In addition, the coupling strength between the quantum dot contact channel 600 and the quantum dot 500 we invented and designed is adjustable. The coupling strength between them can be adjusted from zero to a larger strength region, which allows us to complete the experimental detection of different coupling strengths experimentally. These are lacking and imperfect in the existing experimental techniques.

本发明所述的量子点制备方法在改变不同的制备参数时,同样可以获得优质的实验样品用于实验研究。如图7所示,是通过改变金属小电极400的宽度和摆放方式,进而改变量子点接触600和量子点500这两个通道的大小形状而制备的另外一种量子点样品的实验测量曲线。其中量子点500的直径大小为300nm,量子点接触通道600的宽度为320nm。图7所示曲线,(a)同样表示随着金属小电极的电压越来越负,量子点(QD)500中的电子一个接着一个被排空,电流的变化就是会看到一个个的库仑振荡峰,同样(b)图为量子点接触(QPC)600的电流微分变化与(a)中电流峰一一对应,表示量子点接触600能够完美的探测量子点中的电子填充和状态。图7与图6这两个样品的不同在于图7所示的量子点样品,量子点内能够填充的电子更多,从图7中所能观察到的库仑峰的数目更多就可以说明,此外也可以明显看到,排空量子点中的电子所需要的金属小电极的电压也完全不一样,这就说明了我们的发明的制作方法在变化了上述一些参数后,仍然可以得到一个很好的实验样品,为基于半导体量子点芯片研究的固态量子计算研究提供各种优质的量子点样品。The quantum dot preparation method described in the present invention can also obtain high-quality experimental samples for experimental research when different preparation parameters are changed. As shown in Figure 7, it is an experimental measurement curve of another quantum dot sample prepared by changing the width and arrangement of the small metal electrodes 400, and then changing the size and shape of the two channels of the quantum dot contact 600 and the quantum dot 500. . The diameter of the quantum dot 500 is 300nm, and the width of the quantum dot contact channel 600 is 320nm. The curve shown in Figure 7, (a) also shows that as the voltage of the small metal electrode becomes more and more negative, the electrons in the quantum dots (QD) 500 are emptied one by one, and the change of the current is to see Coulombs one by one Oscillating peaks, similarly (b) shows that the current differential change of the quantum dot contact (QPC) 600 corresponds to the current peak in (a), indicating that the quantum dot contact 600 can perfectly detect the filling and state of electrons in the quantum dot. The difference between the two samples in Figure 7 and Figure 6 is that the quantum dot sample shown in Figure 7 has more electrons that can be filled in the quantum dots, which can be explained from the greater number of Coulomb peaks that can be observed in Figure 7, In addition, it can be clearly seen that the voltages of the small metal electrodes required to evacuate the electrons in the quantum dots are also completely different, which shows that after changing some of the above parameters, the manufacturing method of our invention can still obtain a very Good experimental samples, providing various high-quality quantum dot samples for solid-state quantum computing research based on semiconductor quantum dot chip research.

以上所述的实施例仅仅是对本发明的优选实施方式进行描述,并非对本发明的范围进行限定,在不脱离本发明设计精神的前提下,本领域技术人员对本发明的技术方案作出的各种变形和改进,均应落入本发明权利要求的保护范围内。The above-mentioned embodiments are only descriptions of preferred implementations of the present invention, and are not intended to limit the scope of the present invention. Without departing from the design spirit of the present invention, those skilled in the art may make various modifications to the technical solutions of the present invention. and improvements, all should fall within the scope of protection of the claims of the present invention.

Claims (10)

1. a preparation method for the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid, Said method comprising the steps of:
A. substrate growth step, grows plain GaAs substrate (101), AlGaAs the most successively Cushion (102), AlGaAs doped layer (103), AlGaAs separation layer (104) and surface GaAs cap (105), thus form stable two-dimensional electron gas structure (106);
B. substrate pre-treatment step, wherein cleans the substrate;
C. the preparation process of quantum dot, wherein by being etched into Two-dimensional electron conducting platform (100) Structure, obtains the twodimensional electron gas region in described two-dimensional electron gas structure (106);Pass through again into Row optical exposure, plated film and metal-stripping, prepare Ohm contact electrode (200) and be positioned at surface Metal gates (300);Finally by carrying out electron beam exposure, plated film and metal-stripping, obtain quantum The metal small electrode (400) in some region, forms middle quantum dot (QD) region (500) and quantum Point cantact (QPC) passage (600), described metal small electrode (400) and metal gates (300) Tip be connected;
D. the piecemeal encapsulation step of quantum dot sample, the quantum dot sample substrate wherein preparation completed enters Row encapsulation.
2. the GaAs/AlGaAs automatically controlled amount of semiconductor heterostructure grid as claimed in claim 1 The preparation method of son point, wherein said AlGaAs cushion (102), described AlGaAs doped layer (103) mass fraction of Al is each independently 10% and in described AlGaAs separation layer (104) To 70%.
3. GaAs/AlGaAs semiconductor heterostructure grid electricity as claimed in claim 1 or 2 The preparation method of control quantum dot, the atom that wherein said AlGaAs doped layer (103) is adulterated is Si, Doping content is 0.7 × 1018/cm3To 1.2 × 1018/cm3;And/or described GaAs substrate (101) Thickness is 300nm-800nm;And/or described AlGaAs cushion (102) thickness is 5nm-25nm; And/or described AlGaAs doped layer (103) thickness is 15nm-25nm;And/or described AlGaAs The thickness of separation layer (104) is 30nm-80nm;And/or described GaAs cap (105) thickness For 3nm-15nm.
4. the GaAs/AlGaAs automatically controlled amount of semiconductor heterostructure grid as claimed in claim 1 The preparation method of son point, wherein in described substrate preprocessing process, the solution successively used is respectively Trichloro ethylene (TCE), acetone (ACE), isopropanol (IPA), deionized water (DI);And/or Wherein at the preparatory phase of described quantum dot, wet etching liquid is 98%H2SO4: 30%H2O2: H2O, Etching speed to GaAs is 5nm/s to 50nm/s, and total etching depth is 180nm-300nm; And/or the preparatory phase at described quantum dot, the roasting glue temperature of photoresist is 80 DEG C to 110 DEG C, roasting glue Time is 50 seconds to 180 seconds;And/or wherein at the preparatory phase of described quantum dot, Ohmic contact electricity The thickness that metal is Ni+AuGe+Ni, Ni that pole (200) plated film is selected is 10-30nm, AuGe Thickness be 100-250nm;And/or wherein at the preparatory phase of described quantum dot, Ohm contact electrode (200) annealing conditions is 350 DEG C to 550 DEG C, and the time is 1-10min.
5. the GaAs/AlGaAs automatically controlled quantum of semiconductor heterostructure grid as claimed in claim 1 The preparation method of point, wherein at the preparatory phase of described quantum dot, Ohm contact electrode (200) moves back Fire protective gas is H2And N2, wherein contain H2Volume ratio be 10-30%;And/or wherein in amount The preparatory phase of son point, the metal that metal gates (300) plated film is selected is Ti+Au or Cr+Au, The thickness of Ti or Cr be the thickness of 5-15nm, Au be 50-150nm;And/or wherein at quantum dot Preparatory phase, the roasting glue temperature of electron beam exposure glue is 160 DEG C to 200 DEG C, and the roasting glue time is 3 Minute to 10 minutes.
6. the GaAs/AlGaAs automatically controlled quantum of semiconductor heterostructure grid as claimed in claim 1 The preparation method of point, wherein at the preparatory phase of quantum dot, the electrode width of metal small electrode (400) Degree is 10-50nm.
7. the GaAs/AlGaAs automatically controlled quantum of semiconductor heterostructure grid as claimed in claim 1 The preparation method of point, wherein at the preparatory phase of quantum dot, the plated film choosing of metal small electrode (400) It is 25-75nm with the thickness that the thickness that metal is Ti+Au, Ti is 2-10nm, Au.
8. the GaAs/AlGaAs automatically controlled quantum of semiconductor heterostructure grid as claimed in claim 1 The preparation method of point, wherein a diameter of 200-400nm of quantum dot (QD) central area (500).
9. the GaAs/AlGaAs automatically controlled amount of semiconductor heterostructure grid as claimed in claim 1 The preparation method of son point, wherein the channel width (600) of quantum point contact (QPC) is 200-350nm.
10. a GaAs/AlGaAs semiconductor heterostructure grid automatically controlled quantum dot electric charge is filled Measuring method, wherein by each metal gates (300) upper applying direct current biasing negative voltage, two Form potential well in dimensional electron gas region, thus it is logical to form quantum dot region (500) and quantum point contact Region, road (600), transports signal measurement method by the leakage of quantum point source or quantum point contact passage senses The coulomb blockade effect of signal measurement method observation quantum point-like electron tunnelling and the tunnelling process of electronics, from And complete the measurement of electronics occupied state in quantum dot.
CN201410229185.3A 2014-05-27 2014-05-27 The preparation method of the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid and measuring method thereof Active CN103985655B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410229185.3A CN103985655B (en) 2014-05-27 2014-05-27 The preparation method of the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid and measuring method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410229185.3A CN103985655B (en) 2014-05-27 2014-05-27 The preparation method of the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid and measuring method thereof

Publications (2)

Publication Number Publication Date
CN103985655A CN103985655A (en) 2014-08-13
CN103985655B true CN103985655B (en) 2016-08-17

Family

ID=51277573

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410229185.3A Active CN103985655B (en) 2014-05-27 2014-05-27 The preparation method of the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid and measuring method thereof

Country Status (1)

Country Link
CN (1) CN103985655B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107170813B (en) * 2017-06-26 2023-08-29 中国科学技术大学 Hole type semiconductor electric control quantum dot device and preparation and use methods thereof
CN108428627B (en) * 2018-03-28 2021-03-09 中国科学技术大学 A method for electronically controlling the potential well of GaAs/AlGaAs semiconductor quantum dots
CN111081771B (en) * 2019-12-24 2023-04-18 成都挚信电子技术有限责任公司 Buried-insulating-layer transistor structure and device
CN111627986B (en) * 2020-06-22 2024-09-06 中国科学技术大学 Scalable qubit structure and method of making same
CN113937023B (en) * 2021-08-31 2024-06-11 清华大学 Method for testing defect influence energy transfer in two-dimensional material heterojunction

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1884432A (en) * 2006-07-07 2006-12-27 中国科学技术大学 Au/CdSe heterostructure quantum point and its preparation method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002198410A (en) * 2000-12-27 2002-07-12 Mitsubishi Electric Corp Method of manufacturing semiconductor device and manufacturing system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1884432A (en) * 2006-07-07 2006-12-27 中国科学技术大学 Au/CdSe heterostructure quantum point and its preparation method

Also Published As

Publication number Publication date
CN103985655A (en) 2014-08-13

Similar Documents

Publication Publication Date Title
CN103985655B (en) The preparation method of the automatically controlled quantum dot of GaAs/AlGaAs semiconductor heterostructure grid and measuring method thereof
CN103985747B (en) Hall rod of GaAs/AlGaAs semiconductor heterostructures and preparation method thereof
CN107170813A (en) The automatically controlled quantum dot device of P-type semiconductor, its method of preparation and use
CN110085668B (en) Semiconductor quantum chip and method of making the same
CN107195773B (en) Hole type semiconductor heterojunction Hall bar, its preparation and use method and application
Voitsekhovskii et al. Electrical characterizations of MIS structures based on variable-gap n (p)-HgCdTe grown by MBE on Si (0 1 3) substrates
CN103762262A (en) Nitride wide-potential-barrier multiple quantum well infrared detector and manufacturing method thereof
Huang et al. Two-dimensional Si-nanodisk array fabricated using bio-nano-process and neutral beam etching for realistic quantum effect devices
US20140125322A1 (en) Nanogap device and method of processing signal from the nanogap device
CN114566544A (en) High-mobility spin field effect transistor and preparation method thereof
Murata et al. Four-wire resistance measurements of a bismuth nanowire encased in a quartz template utilizing focused ion beam processing
Nadar et al. Tunnel junctions in a III–V nanowire by surface engineering
CN104316771B (en) The Ohmic contact method of testing of silicon carbide device
Liefeith et al. Influence of thermal annealing on the spin injection and spin detection through Fe/GaAs interfaces
CN104409341B (en) The method that Ohm contact electrode is prepared in silicon carbide substrates
CN110504297B (en) Two-dimensional material transistor, fabrication method and application based on two-dimensional electron gas control back gate
Fink et al. Characterization of “TEMPOS”: a new tunable electronic material with pores in oxide on silicon
CN207217593U (en) Hole Type Semiconductor Heterojunction Hall Bars
CN207068864U (en) The automatically controlled quantum dot device of P-type semiconductor and device
Scott‐Thomas et al. Si metal–oxide semiconductor field effect transistor with 70‐nm slotted gates for study of quasi‐one‐dimensional quantum transport
Ciurea Trapping aspects in silicon-based nanostructures
Dos Santos et al. Electrodeposited nickel nanowires for magnetic-field effect transistor (MagFET)
Lee et al. Integrated freestanding single-crystal silicon nanowires: conductivity and surfacetreatment
Wang et al. Effects of annealing on schottky characteristics in algan/gan hemt with transparent gate electrode
Bureau-Oxton et al. Nanofabrication of gate-defined GaAs/AlGaAs lateral quantum dots

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant