## **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>:

(11) International Publication Number:

WO 96/16358

G05B 19/042

3 19/042

(43) International Publication Date:

30 May 1996 (30.05.96)

(21) International Application Number:

PCT/US95/11373

A1

(22) International Filing Date:

8 September 1995 (08.09.95)

(30) Priority Data:

08/343,314

22 November 1994 (22.11.94) US

(71) Applicant: MOTOROLA INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(72) Inventor: LABUN, Nicholas, Mikulas; 1325 North State Parkway, Chicago, IL 60610 (US).

(74) Agents: STUCKMAN, Bruce, E. et al.; Motorola Inc., Intellectual Property Dept., 1303 East Algonquin Road, Schaumburg, IL 60196 (US).

(81) Designated States: AM, AT, AU, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LT, LU, LV, MD, MG, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TT, UA, UG, UZ, VN, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG), ARIPO patent (KE, MW, SD, SZ, UG).


### Published

With international search report.

### (54) Title: PROCESSOR SYSTEM AND METHOD FOR APPLIANCES

#### (57) Abstract

A processor system provides electrical (100)power and processing to a plurality of appliances. A data bus (32) receives a control input signal from each of the plurality of appliances (36) and transfers electrical power (31) and output command signals (44) to each of the plurality of appliances (36). A processor (34), coupled to the data bus (32), generates an output command signal (44) for each of the plurality of appliances (36) in response to the input control signals (42).



## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	GB	United Kingdom	MR	Mauritania
ΑÜ	Australia	GE	Georgia	MW	
BB	Barbados	GN	Guinea		Malawi
BE				NE	Niger
	Belgium	GR	Greece	NL	Netherlands
BF	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PТ	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
CM	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Monaco	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon		-		

## PROCESSOR SYSTEM AND METHOD FOR APPLIANCES

5

10

15

# Cross Reference to Related Invention

The present invention is related to the following invention which is assigned to the same assignee, Motorola, Inc., as the present invention:

Neural Network and Method of Using Same, having Serial No. 08/076,601, filed on June 14, 1993.

The subject matter of the above-identified application is hereby incorporated by reference into the disclosure of this invention.

#### Field of the Invention

The present invention relates to appliances and, in particular, to processors used in appliances.

### Background of the Invention

One's home is currently filled with many appliances which
are "smart". FIG. 1 shows a block diagram of the essential
components of a typical prior art appliance. Examples of smart
appliances include computers, television sets, VCRs, washing
machines, dryers, refrigerators, dishwashers, coffee makers,
vacuum cleaners, etc. Each smart appliance 10 contains one or
more processors 16 as well as some form of input unit 12 and
output unit 14 for performing the functions for which they were
designed. For instance, the components and functions of a
television set can be broken down as shown in Table I.

2

#### TABLE I

### Input Units:

- \* RF signal input;
- \* User control inputs (volume, brightness, channel, etc.):

### Output Units:

- \* Speakers and amplifiers;
- \* Picture tube;

### Functions Performed by the Processor:

- \* Demodulation and tuning;
  - \* Picture quality control;
  - \* Control based on control inputs;
  - \* Etc.;

It should be noted that the processors are, in general, operating extremely inefficiently. At any given time, most of these processors are either switched off or waiting for further input. These processors are performing real functions only a small percentage of the time.

A further problem with many smart devices found in the home is that they each require a power supply 18 which converts the 120VAC power supplied to the house into the low voltage DC power required to operate. These power supplies are heavy and bulky and add substantial cost to these devices.

### 25

30

5

### Brief Description of the Drawings

The invention is pointed out with particularity in the appended claims. However, other features of the invention will become more apparent and the invention will be best understood by referring to the following detailed description in conjunction with the accompanying drawings in which:

- FIG. 1 shows a block diagram of the essential components of a typical prior art appliance.
- FIG. 2 shows a block diagram of one embodiment of the system of the present invention.

3

- FIG. 3 shows an example of the processor system of a further embodiment of the present invention installed in a building such as a house.
- FIG. 4 shows a schematic representation of the processor used in one embodiment of the present invention.

5

20

25

30

35

- FIG. 5 shows a flow chart representation of a method of determining control coefficients for a processor in accordance with one embodiment of the present invention.
- FIG. 6 presents a flowchart representation of a method of operating the plurality of appliances in accordance with one embodiment of the present invention.
  - FIG. 7 presents a flowchart representation of a method of operating the plurality of appliances in accordance with an alternative embodiment of the present invention.

15

Detailed Description of a Preferred Embodiment

The present invention provides a central processor for providing processing power for distribution to a series of "dumb" appliances via a processing bus. The resulting appliances are thus less expensive than their "smart" counterparts. Further, the connection to a common bus allows interaction between devices to be easily effectuated through a central processor.

FIG. 2 shows a block diagram of one embodiment of the system of the present invention. The present invention provides a processor system 100 for a plurality of appliances 36. Each of the plurality of appliances 36 has an input unit 38 which generates at least one control input signal 42 and an output unit 40 responsive to at least one output command signal 44.

A power supply 30 is provided for supplying electrical power over conductor 31. A data bus 32 coupled to the plurality of appliances 36 and the power supply 30 is also provided for receiving the control input signal 42 from each of the plurality of appliances 36, and for transferring electrical power over conductor 31 and output command signals 44 to each of the plurality of appliances 36. A processor 34, coupled to the

4

data bus 32 and responsive to the received control input signals 42, is provided for generating the output command signal 44 for each of the plurality of appliances.

In one embodiment of the present invention, the electrical power over conductor 31 supplied by power supply 30 includes a low voltage direct current of in the range of 12 to 24 volts. However, one skilled in the art will recognize that other ranges or forms of electrical power, such as 112 VAC or 220 VAC etc. could also be used.

10 FIG. 3 shows an example of the processor system of a further embodiment of the present invention installed in a building such as a house. Processing system 100 includes processor 120 connected to data bus 122. This data bus 122 is incorporated into the walls of the house in a similar fashion to traditional home wiring for telephone, power, cable television, etc. "Dumb" appliances are shown, such as VCR 124, television 126 and coffee maker 128. Further, cable television line 132 and telephone line 134 are also connected to the data bus 122.

Power supply 130 is further connected to data bus 122 in order to supply power to "dumb" appliances 124, 126 and 128.

20

25

30

35

In one embodiment of the present invention, this data bus 122 is implemented using a coaxial cable of other transmission line. In this fashion, homes with existing transmission lines installed, such as cable television lines can be modified to operate with the present invention without the provision of additional wiring.

In one embodiment of the present invention, this power supply 130 supplies 16 volts DC to "dumb" appliances 124, 126 and 128 for regulation down to 12 or 5 volts as required by or at the individual units.

An example of the operation of processing system 100 can be described in terms of television 126. This television 126 contains input units to receive cable television signals supplied by data bus 122, a picture tube for providing a visual display, and speakers for providing an audio output. This television could also contain buttons for indicating various user control inputs (volume, brightness, channel, etc.);

10

15

20

25

however, a common bus remote control (not shown), which supplies information to the bus, could also be used to control the operation of television 126. The processing functions which would normally be resident within the television 126 are performed by processor 120. Thus, much of the circuitry, which one would normally expect, would not be needed. When a user indicates a change of channel is desired by pressing a button on the television 126 or by means of a speech recognizer used in conjunction with television 126, a television remote control or bus remote control, a control input signal, such as a digital voltage signal, is generated. This control input signal is transferred to the processor 120.

In one embodiment of the present invention, the processor 120, in turn, generates an appropriate output command signal, such as a digital signal, to television 126 to command the television 126 change the channel.

In an alternative embodiment of the present invention, the processor 120 itself includes a tuner and selects the new channel. In this alternative embodiment, the composite video signal corresponding to the new channel is selected via processor 120 and is routed to television 126 via bus 122. Further, some of the power to the unit, the necessary low-voltage DC power, would also be supplied by data bus 122 from power supply 130.

Further, the programming of the appliances could be performed via the processor 120. In this fashion, the time/date clocks of each device could be programmed simultaneously and the coordinated operation of different devices could be effectuated.

in a preferred embodiment of the present invention. This processor 34 calculates output command signals as a polynomial function of one or more control input signals. A plurality of control input signals,  $x_1, x_2, \ldots, x_n$  are fed to input nodes 176, 178, . . . 180 of an input layer. The output of each input node 176, 178, . . . 180 in the input layer is distributed at least one processing element of a hidden layer (of which only processing elements 182, 184, 186 are shown). Each processing

6

element applies a gating function to each of the control inputs to produce a corresponding gated input. Any given processing element may apply a different gating function to each different control input it receives. For example, processing element 182 applies a gating function (g11) to the control input it receives from input node 176; it applies a gating function (g21) to the control input it receives from input node 78; and so forth. The gated inputs are multiplied together by a multiplier in the processing element to form a product, which is then multiplied by a control coefficient wi-1 to form the ith term of the polynomial. The ith term of the polynomial is added to the other, similarly calculated, terms by summer 188 to produce the control output y.

For example, in FIG. 4 processing element 182, which happens to be responsible for generating the first polynomial term, multiplies its gated inputs together to form a product (which happens to be one because in this case the gating functions gl1, 921, . . . gn1 are all 0), which is multiplied by a control coefficient wo to produce a corresponding output wo. Processing element 184, which happens to be responsible for generating the  $w_1$ x1 term of the polynomial, multiplies its gated inputs together to form a product (which happens to be  $x_1$  because in this case the gated functions are all 0 except for the gating function that is applied to the x1 output of the input node 176), which is multiplied by a control coefficient w1 to produce a corresponding output x1 w1. In like fashion, processing element 186 produces an output  $w_{n-1}$   $x_1$  to the power of  $g_{1n}$ ,  $x_2$  to the power of  $g_{2n}$  , . . .,  $x_{\text{N}}$  to the power of  $g_{\text{NN}}$ . The outputs of processing elements 182, 184, . . . 186 are summed together by a suitable summing means or function, such as summer 188, in an output layer to produce the output command signal y of the processor as follows:

$$y = \sum_{i=1}^{m} w_{i-1} x_1^{g_{1i}} x_2^{g_{2i}} \dots x_n^{g_{ni}}$$
(1)

35

30

10

15

20

25

where  ${\tt m}$  is an integer which represents the number of terms in the polynomial.

25

30

35

FIG. 5 shows a flow chart representation of a method of determining control coefficients for a processor in accordance with FIG. 4 in one embodiment of the present invention. regarding box 169, the control transfer characteristic data are provided. Next, regarding box 170, the number of data is compared 5 with the number of control coefficients. Regarding decision box 171, if the number of data equal the number of control coefficients, the procedure goes to box 172 which indicates that a matrix inversion technique is used to solve for the initial value of each coefficient. If, on the other hand, the number of data is 10 not equal to the number of control coefficients, the procedure goes to box 173, which indicates that a least squares estimation technique is used to solve for the initial value of each coefficient.

While a preferred embodiment is described herein, one with ordinary skill-in-the-art will recognize that other suitable estimation techniques, for example, extended least squares, pseudo inverse, Kalman filtering techniques, maximum likelihood techniques, Bayesian estimation, polynomial splines, and alike, could likewise be used to fit the control polynomial to the control transfer characteristic data.

FIG. 6 presents a flowchart representation of a method of operating the plurality of appliances in accordance with one embodiment of the present invention. The method begins by generating electrical power using a power supply as shown in step 200. The control input signal from each of the plurality of appliances are received as shown in step 202. The output command signal for each of the plurality of appliances are generated as shown in step 204. The electrical power and the output command signal are transferred to each of the plurality of appliances as shown in step 206.

FIG. 7 presents a flowchart representation of a method of operating the plurality of appliances in accordance with an alternative embodiment of the present invention. The method begins by generating electrical power using a power supply as shown in step 220. A control signal is generated for each appliance in response to an action of a user as shown in step

8

222. The control input signal from each of the plurality of appliances are received as shown in step 224. The output command signal for each of the plurality of appliances are generated as shown in step 226 based on the computation of a polynomial function of the control input signals, the polynomial function having a plurality of control coefficients. The electrical power and the output command signal are transferred to each of the plurality of appliances as shown in step 228.

5

10

15

20

25

Thus there has been described herein a concept, as well as several embodiments including a preferred embodiment, of a processor system and method for supplying electrical power and processing to a plurality of appliances.

Because the various embodiments of the present invention provide a central source for processing and electrical power to appliances, these appliances can be lighter and less costly and the processing can be performed more efficiently.

While the present invention has been described for use with home appliances, office appliances could similarly benefit from the invention. Thus, the invention described herein will likewise apply to office equipment such as word processors, copy machines, facsimile machines, telephones, printers and other computer peripheral devices.

It will be apparent to those skilled in the art that the disclosed invention may be modified in numerous ways and may assume many embodiments other than the preferred form specifically set out and described above.

Accordingly, it is intended by the appended claims to cover all modifications of the invention which fall within the true spirit and scope of the invention.

#### Claims

- 5 1. A processor system for a plurality of appliances, each of the plurality of appliances having an input unit that generates a control input signal and an output unit responsive to an output command signal, the system comprising:
  - a power supply for supplying electrical power;
- a data bus, coupled to the plurality of appliances and the power supply, for receiving the control input signal from each of the plurality of appliances, and for transferring electrical power and output command signals to each of the plurality of appliances; and
- a processor, coupled to the data bus and responsive to the control input signals, for generating the output command signal for each of the plurality of appliances.

- 2. The system of claim 1 wherein the electrical power includes a low voltage direct current.
- The system of claim 1 wherein the control input signals are
   generated by each appliance in response to an action of a user.
  - 4. The system of claim 1 wherein the system is installed in a building.
- 10 5. The system of claim 1 wherein the data bus is coupled to a telephone line.
  - 6. The system of claim 1 wherein the data bus is coupled to a cable television line.
- 7. The system of claim 1 wherein the output command signal is generated based upon a polynomial function of the control input signals, the polynomial function having a plurality of control coefficients.
- 8. The system of claim 7 wherein a value for each of the plurality of control coefficients is calculated using a least squares method.
- 9. The system of claim 7 wherein a value for each of the plurality of control coefficients is calculated using a matrix inversion technique.

10. In a processor system for a plurality of appliances, each of the plurality of appliances having an input unit that generates a control input signal and an output unit responsive to an output command signal, a method of operating the appliance, the method comprising the steps of:

generating electrical power using a power supply; receiving the control input signal from each of the plurality of appliances;

generating the output command signal for each of the 10 plurality of appliances; and

transferring the electrical power and the output command signal to each of the plurality of appliances.

FIG.1

—PRIOR ART—


INPUT UNIT

OUTPUT UNIT

POWER SUPPLY

PROCESSOR

18



2/4






FIG.3





# INTERNATIONAL SEARCH REPORT

International application No. PCT/US95/11373

A. CLA	ASSIFICATION OF SUBJECT MATTER						
IPC(6) : G05B 19/042							
US CL :364/492A According to International Patent Classification (IPC) or to both national classification and IPC							
B. FIELDS SEARCHED							
Minimum documentation searched (classification system followed by classification symbols)							
U.S. : 364/492A, 550, 551.01, 132, 138, 139, 140, 141, 146; 307/31, 39, 40; 340/825.06, 310.01							
Documenta	tion searched other than minimum documentation to th	e extent that such documents are included	in the fields searched				
NON-PATENT LITERATURE							
Electronic o	data base consulted during the international search (na	ame of data base and, where practicable	, search terms used)				
PROQUE	ST, APS, DIALOG						
C. DOCUMENTS CONSIDERED TO BE RELEVANT							
Category*	Citation of document, with indication, where ap	opropriate, of the relevant passages	Relevant to claim No.				
Α	EDN-Tahonology Feature, 20 JU	1-10					
	and offices," pp. 182-188.  JEI - Journal of the Electronics Industry, Vol. 31, No. 3, 1-10						
Α	MARCH 1984, "Centralizing section of the Electronics of the Electronic of the Electro	1-10					
Y	Popular Science, JUNE 1990, V. E automated educated house," pp. 16 col. 1, paragraph 4.	5, 6					
Α	Machine Design, Vol. 55, No. 24, Gutzwiller, "Control networks for	1-10					
X Further documents are listed in the continuation of Box C. See patent family annex.							
•	ecial categories of cited documents:	"T" later document published after the inte date and not in conflict with the applica-	ation but cited to understand the				
*A* do to	cument defining the general state of the art which is not considered be part of particular relevance	principle or theory underlying the inv	1				
	rlier document published on or after the international filing date	"X" document of particular relevance; the considered novel or cannot be considered when the document is taken alone					
cit	cument which may throw doubts on priority claim(s) or which is ed to establish the publication date of another citation or other	"Y" document of particular relevance; th	e claimed invention cannot be				
•O• do	ecial reason (as specified)  cument referring to an oral disclosure, use, exhibition or other  cans	considered to involve an inventive combined with one or more other suc being obvious to a person skilled in the	step when the document is h documents, such combination				
	document published prior to the international filing date but later than "&" document member of the same patent family						
Date of the actual completion of the international search  Date of mailing of the international search  27 DEC 1995							
11 NOVEMBER 1995							
Name and mailing address of the ISA/US  Authorized officer							
Commissioner of Patents and Trademarks Box PCT  TODD E. VOELTZ  TODD E. VOELTZ							
Washington, D.C. 20231 Facsimile No. (703) 305-3230		Telephone No. (703) 305-9714					

# INTERNATIONAL SEARCH REPORT

International application No. PCT/US95/11373

C (Continuation). DOCUMENTS CONSIDERED TO BE RELEVANT							
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.					
A, P	US, A, 5,410,292, (LE VAN SUU) 25 APRIL 1995, Fig. 1, Fig. 3, col. 3, ln. 57-col. 6, ln. 44.	1-10					
X  Y	US, A, 4,174,517 (MANDEL) 13 NOVEMBER 1979, Figs. 1-3, col. 2, ln. 5-46.	1-5, 10 6					
X  Y	US, A, 5,109,222 (WELTY) 28 APRIL 1992, Fig. 5, col. 3, ln.1-60.	1-5, 10 6					
X  Y	US, A, 4,418,333 (SCHWARZBACH ET AL) 29 NOVEMBER 1983, Fig. 1, col. 2, ln. 44-66.	1-4, 10 5, 6					
X  Y	US, A, 4,200,862 (CAMPBELL ET AL) 29 APRIL 1980, Fig. 1, col. ln, 30-col. 2, ln. 3.	1-4, 10  5, 6					
х	US, A, 4,899,129 (MACFADYEN ET AL) 06 FEBRUARY 1990, Figs. 1-2, col. 1, ln. 40-60.	1-6, 10					
X  Y	US, A, 5,233,342 (YASHIRO ET AL) 03 AUGUST 1993, Fig. 3, col. 1, ln. 48-col. 2, ln.15.	1-5, 10 6					
X  Y	US, A, 5,097,249 (YAMAMOTO) 17 MARCH 1992 Fig. 1, 6, 9, col. 3, ln. 19-col. 4, ln. 5, col. 5, ln. 48 - col. 6, ln. 12.	1-4, 10  5, 6					
X  Y	US, A, 5,289,365 (CALDWELL ET AL) 22 FEBRUARY 1994, col. 1, ln. 57- col. 2, ln. 40.	1-4, 10  5, 6					
X  Y	US, A, 5,321,846 (YOKOTA ET AL) 14 JUNE 1994, Figs. 1, 2, col. 2, ln. 19-34.	1-4, 6, 10					
X  Y	US, A, 5,323,307 (WOLF ET AL) 21 JUNE 1994, col. 3, ln. 25-40.	1-5, 10 6					
X  Y	US, A, 5,218,552 (STIRK ET AL) 08 JUNE 1993, Fig. 1, col. 1, ln. 58 - col. 2, ln. 13.	1-5, 10 6					