Designing Low -Power Communication Systems via Noise-Tolerance
Wang, Lei
This item is only available for download by members of the University of Illinois community. Students, faculty, and staff at the U of I may log in with your NetID and password to view the item. If you are trying to access an Illinois-restricted dissertation or thesis, you can request a copy through your library's Inter-Library Loan office or purchase a copy directly from ProQuest.
Permalink
https://hdl.handle.net/2142/80742
Description
Title
Designing Low -Power Communication Systems via Noise-Tolerance
Author(s)
Wang, Lei
Issue Date
2001
Doctoral Committee Chair(s)
Shanbhag, Naresh R.
Department of Study
Electrical Engineering
Discipline
Electrical Engineering
Degree Granting Institution
University of Illinois at Urbana-Champaign
Degree Name
Ph.D.
Degree Level
Dissertation
Keyword(s)
Engineering, Electronics and Electrical
Language
eng
Abstract
We develop the soft-decision channel (SDC) model for deriving the lower bounds on energy dissipation of noisy digital systems. We compare the energy-efficiency bounds for domino and noise-tolerant dynamic circuits, and demonstrate that noise-tolerant techniques improve the energy-efficiency when operating at the lower bound. Furthermore, we show that the gap between the lower bounds and the actual energy dissipation is reduced significantly via noise-tolerance. We propose the metric of average noise threshold energy (ANTE) to quantify the noise-immunity and propose an energy-efficient, noise-tolerant dynamic circuit technique referred to as the mirror technique. Simulation results in a 0.35-mum CMOS technology are provided in comparison to static and domino circuits. A MAC ASIC design is presented along with the measured results. We investigate the reliability degradation due to leakage in two ∼0.1-mum CMOS technologies. Two performance metrics, unity noise gain (UNG) and four-stage delay, are proposed to quantify the noise-immunity and speed, respectively. We also propose an energy-efficient, noise-tolerant circuit technique, the boosted-source (BS) technique, for wide fan-in OR gates. We propose the adaptive error-cancellation (AEC) as a practical ANT technique suitable for low-power broadband signal processing. An energy-optimum AEC design strategy is proposed and extended to the design of multi-input, multi-output (MIMO) communication systems. Simulation results of a Gigabit Ethernet 1000Base-T transceiver are evaluated.
Use this login method if you
don't
have an
@illinois.edu
email address.
(Oops, I do have one)
IDEALS migrated to a new platform on June 23, 2022. If you created
your account prior to this date, you will have to reset your password
using the forgot-password link below.
