sparkfun
diff --git a/‎.travis.yml
Lines changed: 1 addition & 1 deletion b/‎.travis.yml
Lines changed: 1 addition & 1 deletion
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/Include/cmsis_os2.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Include/cmsis_os2.h b/‎rtos/source/TARGET_CORTEX/rtx5/Include/cmsis_os2.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Include/cmsis_os2.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/Include/os_tick.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Include/os_tick.h b/‎rtos/source/TARGET_CORTEX/rtx5/Include/os_tick.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Include/os_tick.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.h b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Config/TARGET_CORTEX_A/handlers.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/TARGET_CORTEX_A/handlers.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Config/TARGET_CORTEX_A/handlers.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/TARGET_CORTEX_A/handlers.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Include/rtx_evr.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include/rtx_evr.h b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Include/rtx_evr.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include/rtx_evr.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Include/rtx_os.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include/rtx_os.h b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Include/rtx_os.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include/rtx_os.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx4/cmsis_os.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include1/cmsis_os.h b/‎rtos/source/TARGET_CORTEX/rtx4/cmsis_os.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include1/cmsis_os.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx4/cmsis_os1.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Library/cmsis_os1.c b/‎rtos/source/TARGET_CORTEX/rtx4/cmsis_os1.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Library/cmsis_os1.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_core_c.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_core_c.h b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_core_c.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_core_c.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_core_ca.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_core_ca.h b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_core_ca.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_core_ca.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_core_cm.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_core_cm.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_delay.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_delay.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_delay.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_delay.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_evflags.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_evflags.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_evflags.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_evflags.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_evr.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_evr.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_evr.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_evr.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_kernel.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_kernel.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_kernel.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_kernel.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_lib.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_lib.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_lib.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_lib.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_lib.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_lib.h b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_lib.h renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_lib.h
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_memory.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_memory.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_memory.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_memory.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_mempool.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_mempool.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_mempool.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_mempool.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_msgqueue.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_msgqueue.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_msgqueue.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_mutex.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_mutex.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_mutex.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_mutex.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_semaphore.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_semaphore.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_semaphore.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_semaphore.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_system.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_system.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_system.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_system.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_thread.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_thread.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_thread.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_thread.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_timer.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_timer.c b/‎rtos/source/TARGET_CORTEX/rtx5/RTX/Source/rtx_timer.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/rtx_timer.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/Source/os_systick.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Source/os_systick.c b/‎rtos/source/TARGET_CORTEX/rtx5/Source/os_systick.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Source/os_systick.c
diff --git a/‎rtos/source/TARGET_CORTEX/rtx5/Source/os_tick_ptim.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Source/os_tick_ptim.c b/‎rtos/source/TARGET_CORTEX/rtx5/Source/os_tick_ptim.c renamed to ‎cmsis/CMSIS_5/CMSIS/RTOS2/Source/os_tick_ptim.c
diff --git a/‎cmsis/CMSIS_5/CMSIS/RTOS2/mbed_lib.json
Lines changed: 3 additions & 0 deletions b/‎cmsis/CMSIS_5/CMSIS/RTOS2/mbed_lib.json
Lines changed: 3 additions & 0 deletions
diff --git a/‎cmsis/TARGET_CORTEX_A/cmsis_armcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_armcc.h b/‎cmsis/TARGET_CORTEX_A/cmsis_armcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_armcc.h
diff --git a/‎cmsis/TARGET_CORTEX_A/cmsis_armclang.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_armclang.h b/‎cmsis/TARGET_CORTEX_A/cmsis_armclang.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_armclang.h
diff --git a/‎cmsis/TARGET_CORTEX_A/cmsis_compiler.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_compiler.h b/‎cmsis/TARGET_CORTEX_A/cmsis_compiler.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_compiler.h
diff --git a/‎cmsis/TARGET_CORTEX_A/cmsis_cp15.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_cp15.h b/‎cmsis/TARGET_CORTEX_A/cmsis_cp15.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_cp15.h
diff --git a/‎cmsis/TARGET_CORTEX_A/cmsis_gcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_gcc.h b/‎cmsis/TARGET_CORTEX_A/cmsis_gcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_gcc.h
diff --git a/‎cmsis/TARGET_CORTEX_A/cmsis_iccarm.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_iccarm.h b/‎cmsis/TARGET_CORTEX_A/cmsis_iccarm.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/cmsis_iccarm.h
diff --git a/‎cmsis/TARGET_CORTEX_A/core_ca.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/core_ca.h b/‎cmsis/TARGET_CORTEX_A/core_ca.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/core_ca.h
diff --git a/‎cmsis/TARGET_CORTEX_A/irq_ctrl.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/irq_ctrl.h b/‎cmsis/TARGET_CORTEX_A/irq_ctrl.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/irq_ctrl.h
diff --git a/‎cmsis/TARGET_CORTEX_A/irq_ctrl_gic.c renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Source/irq_ctrl_gic.c b/‎cmsis/TARGET_CORTEX_A/irq_ctrl_gic.c renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Source/irq_ctrl_gic.c
diff --git a/‎cmsis/TARGET_CORTEX_M/arm_math.h rena 10000 med to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/arm_math.h b/‎cmsis/TARGET_CORTEX_M/arm_math.h rena 10000 med to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/arm_math.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cachel1_armv7.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cachel1_armv7.h b/‎cmsis/TARGET_CORTEX_M/cachel1_armv7.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cachel1_armv7.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cmsis_armcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_armcc.h b/‎cmsis/TARGET_CORTEX_M/cmsis_armcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_armcc.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cmsis_armclang.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_armclang.h b/‎cmsis/TARGET_CORTEX_M/cmsis_armclang.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_armclang.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cmsis_armclang_ltm.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_armclang_ltm.h b/‎cmsis/TARGET_CORTEX_M/cmsis_armclang_ltm.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_armclang_ltm.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cmsis_compiler.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_compiler.h b/‎cmsis/TARGET_CORTEX_M/cmsis_compiler.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_compiler.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cmsis_gcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_gcc.h b/‎cmsis/TARGET_CORTEX_M/cmsis_gcc.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_gcc.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cmsis_iccarm.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_iccarm.h b/‎cmsis/TARGET_CORTEX_M/cmsis_iccarm.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_iccarm.h
diff --git a/‎cmsis/TARGET_CORTEX_M/cmsis_version.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_version.h b/‎cmsis/TARGET_CORTEX_M/cmsis_version.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/cmsis_version.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_armv81mml.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_armv81mml.h b/‎cmsis/TARGET_CORTEX_M/core_armv81mml.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_armv81mml.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_armv8mbl.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_armv8mbl.h b/‎cmsis/TARGET_CORTEX_M/core_armv8mbl.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_armv8mbl.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_armv8mml.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_armv8mml.h b/‎cmsis/TARGET_CORTEX_M/core_armv8mml.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_armv8mml.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm0.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm0.h b/‎cmsis/TARGET_CORTEX_M/core_cm0.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm0.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm0plus.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm0plus.h b/‎cmsis/TARGET_CORTEX_M/core_cm0plus.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm0plus.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm1.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm1.h b/‎cmsis/TARGET_CORTEX_M/core_cm1.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm1.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm23.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm23.h b/‎cmsis/TARGET_CORTEX_M/core_cm23.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm23.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm3.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm3.h b/‎cmsis/TARGET_CORTEX_M/core_cm3.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm3.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm33.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm33.h b/‎cmsis/TARGET_CORTEX_M/core_cm33.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm33.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm35p.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm35p.h b/‎cmsis/TARGET_CORTEX_M/core_cm35p.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm35p.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm4.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm4.h b/‎cmsis/TARGET_CORTEX_M/core_cm4.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm4.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm55.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm55.h b/‎cmsis/TARGET_CORTEX_M/core_cm55.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm55.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_cm7.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm7.h b/‎cmsis/TARGET_CORTEX_M/core_cm7.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_cm7.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_sc000.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_sc000.h b/‎cmsis/TARGET_CORTEX_M/core_sc000.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_sc000.h
diff --git a/‎cmsis/TARGET_CORTEX_M/core_sc300.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_sc300.h b/‎cmsis/TARGET_CORTEX_M/core_sc300.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/core_sc300.h
diff --git a/‎cmsis/TARGET_CORTEX_M/mpu_armv7.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/mpu_armv7.h b/‎cmsis/TARGET_CORTEX_M/mpu_armv7.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/mpu_armv7.h
diff --git a/‎cmsis/TARGET_CORTEX_M/mpu_armv8.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/mpu_armv8.h b/‎cmsis/TARGET_CORTEX_M/mpu_armv8.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/mpu_armv8.h
diff --git a/‎cmsis/TARGET_CORTEX_M/pmu_armv8.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/pmu_armv8.h b/‎cmsis/TARGET_CORTEX_M/pmu_armv8.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/pmu_armv8.h
diff --git a/‎cmsis/TARGET_CORTEX_M/tz_context.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/tz_context.h b/‎cmsis/TARGET_CORTEX_M/tz_context.h renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include/tz_context.h
diff --git a/‎cmsis/TARGET_CORTEX_M/mbed_tz_context.c renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Source/mbed_tz_context.c b/‎cmsis/TARGET_CORTEX_M/mbed_tz_context.c renamed to ‎cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Source/mbed_tz_context.c
diff --git a/‎cmsis/README.md
Lines changed: 43 additions & 0 deletions b/‎cmsis/README.md
Lines changed: 43 additions & 0 deletions
diff --git a/‎cmsis/RTE_Components.h renamed to ‎cmsis/device/RTE/include/RTE_Components.h b/‎cmsis/RTE_Components.h renamed to ‎cmsis/device/RTE/include/RTE_Components.h
diff --git a/‎cmsis/mbed_cmsis_conf.h renamed to ‎cmsis/device/mbed_cmsis_conf.h b/‎cmsis/mbed_cmsis_conf.h renamed to ‎cmsis/device/mbed_cmsis_conf.h
diff --git a/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_ARM_MICRO/mbed_boot_arm_micro.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_ARM_MICRO/mbed_boot_arm_micro.c b/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_ARM_MICRO/mbed_boot_arm_micro.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_ARM_MICRO/mbed_boot_arm_micro.c
diff --git a/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_ARM_STD/mbed_boot_arm_std.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_ARM_STD/mbed_boot_arm_std.c b/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_ARM_STD/mbed_boot_arm_std.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_ARM_STD/mbed_boot_arm_std.c
diff --git a/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_GCC_ARM/mbed_boot_gcc_arm.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_GCC_ARM/mbed_boot_gcc_arm.c b/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_GCC_ARM/mbed_boot_gcc_arm.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_GCC_ARM/mbed_boot_gcc_arm.c
diff --git a/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_IAR/mbed_boot_iar.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_IAR/mbed_boot_iar.c b/‎rtos/source/TARGET_CORTEX/TOOLCHAIN_IAR/mbed_boot_iar.c renamed to ‎cmsis/device/rtos/TOOLCHAIN_IAR/mbed_boot_iar.c
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_boot.h renamed to ‎cmsis/device/rtos/include/mbed_boot.h b/‎rtos/source/TARGET_CORTEX/mbed_boot.h renamed to ‎cmsis/device/rtos/include/mbed_boot.h
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_rtx_conf.h renamed to ‎cmsis/device/rtos/include/mbed_rtx_conf.h b/‎rtos/source/TARGET_CORTEX/mbed_rtx_conf.h renamed to ‎cmsis/device/rtos/include/mbed_rtx_conf.h
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_rtx_storage.h renamed to ‎cmsis/device/rtos/include/mbed_rtx_storage.h b/‎rtos/source/TARGET_CORTEX/mbed_rtx_storage.h renamed to ‎cmsis/device/rtos/include/mbed_rtx_storage.h
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_lib.json renamed to ‎cmsis/device/rtos/mbed_lib.json b/‎rtos/source/TARGET_CORTEX/mbed_lib.json renamed to ‎cmsis/device/rtos/mbed_lib.json
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_boot.c renamed to ‎cmsis/device/rtos/source/mbed_boot.c b/‎rtos/source/TARGET_CORTEX/mbed_boot.c renamed to ‎cmsis/device/rtos/source/mbed_boot.c
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_rtos_rtx.c renamed to ‎cmsis/device/rtos/source/mbed_rtos_rtx.c b/‎rtos/source/TARGET_CORTEX/mbed_rtos_rtx.c renamed to ‎cmsis/device/rtos/source/mbed_rtos_rtx.c
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_rtx_handlers.c renamed to ‎cmsis/device/rtos/source/mbed_rtx_handlers.c b/‎rtos/source/TARGET_CORTEX/mbed_rtx_handlers.c renamed to ‎cmsis/device/rtos/source/mbed_rtx_handlers.c
diff --git a/‎rtos/source/TARGET_CORTEX/mbed_rtx_idle.cpp renamed to ‎cmsis/device/rtos/source/mbed_rtx_idle.cpp b/‎rtos/source/TARGET_CORTEX/mbed_rtx_idle.cpp renamed to ‎cmsis/device/rtos/source/mbed_rtx_idle.cpp
diff --git a/‎docs/adr/0001_cmsis_component_source_structure_recommendations.md
Lines changed: 24 additions & 0 deletions b/‎docs/adr/0001_cmsis_component_source_structure_recommendations.md
Lines changed: 24 additions & 0 deletions
diff --git a/‎cmsis/TARGET_CORTEX_A/TOOLCHAIN_IAR/cmain.S renamed to ‎platform/source/TARGET_CORTEX_A/TOOLCHAIN_IAR/cmain.S b/‎cmsis/TARGET_CORTEX_A/TOOLCHAIN_IAR/cmain.S renamed to ‎platform/source/TARGET_CORTEX_A/TOOLCHAIN_IAR/cmain.S
diff --git a/‎platform/source/mbed_sdk_boot.c
Lines changed: 1 addition & 1 deletion b/‎platform/source/mbed_sdk_boot.c
Lines changed: 1 addition & 1 deletion
diff --git a/‎tools/importer/README.md
Lines changed: 2 additions & 2 deletions b/‎tools/importer/README.md
Lines changed: 2 additions & 2 deletions
diff --git a/‎tools/importer/cmsis_importer.json
Lines changed: 35 additions & 35 deletions b/‎tools/importer/cmsis_importer.json
Lines changed: 35 additions & 35 deletions
@@ -280,7 +280,7 @@ matrix:
         # Check that example compiles without rtos
         - sed -n '/``` cpp/,/```/{/```$/Q;/```/d;p;}' ${EVENTS}/README.md > main.cpp
         - |
-          rm -r rtos/source/TARGET_CORTEX drivers/source/usb connectivity/cellular connectivity/drivers/cellular \
+          rm -r cmsis/CMSIS_5/CMSIS/RTOS2 cmsis/device/rtos drivers/source/usb connectivity/cellular connectivity/drivers/cellular \
             connectivity/libraries/ppp connectivity/netsocket connectivity/nanostack connectivity/lwipstack features/frameworks/greentea-client \
             features/frameworks/utest features/frameworks/unity components BUILD
         - python tools/make.py -t GCC_ARM -m NUCLEO_F103RB --source=. --build=BUILD/NUCLEO_F103RB/GCC_ARM -j0
 
@@ -0,0 +1,3 @@
+{
+    "name": "cmsis-cmsis5-rtos2"
+}
@@ -23,7 +23,7 @@
 
 /* This startup is for baremetal. There is no RTOS in baremetal,
  * therefore we protect this file with MBED_CONF_RTOS_PRESENT.
- * Note: The start-up code for mbed OS is in rtos/source/TARGET_CORTEX/mbed_boot code file.
+ * Note: The start-up code for mbed OS is in cmsis/device/rtos/TOOLCHAIN_<TOOLCHAIN>/mbed_boot_<TOOLCHAIN>.c code file.
  */
 #if !defined(MBED_CONF_RTOS_PRESENT)
 
 
@@ -2,145 +2,145 @@
   "files" : [
     {
       "src_file" : "CMSIS/Core/Template/ARMv8-M/tz_context.c",
-      "dest_file" : "cmsis/TARGET_CORTEX_M/mbed_tz_context.c"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Source/mbed_tz_context.c"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Config/handlers.c",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Config/TARGET_CORTEX_A/handlers.c"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/TARGET_CORTEX_A/handlers.c"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Config/RTX_Config.h",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.h"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Config/RTX_Config.c",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.c"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.c"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_ca.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm0.S",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm0.S",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_ca.S",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mbl_common.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mml_common.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/Source/os_systick.c",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/Source/os_systick.c"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/Source/os_systick.c"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_ca.s",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S"
     },
     {
       "src_file" : "CMSIS/RTOS2/RTX/Library/cmsis_os1.c",
-      "dest_file" : "rtos/source/TARGET_CORTEX/rtx4/cmsis_os1.c"
+      "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Library/cmsis_os1.c"
     }
   ],
   "folders" : [
     {
       "src_folder" : "CMSIS/Core/Include/",
-      "dest_folder" : "cmsis/TARGET_CORTEX_M/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include"
     },
     {
       "src_folder" : "CMSIS/RTOS2/Include/",
-      "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/Include/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/Include/"
     },
     {
       "src_folder" : "CMSIS/RTOS2/RTX/Include1/",
-      "dest_folder" : "rtos/source/TARGET_CORTEX/rtx4/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include1/"
     },
     {
       "src_folder" : "CMSIS/RTOS2/RTX/Include/",
-      "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Include/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include/"
     },
     {
       "src_folder" : "CMSIS/RTOS2/RTX/Source/",
-      "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/"
     },
     {
       "src_folder" : "CMSIS/RTOS2/RTX/Source/",
-      "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/"
     },
     {
       "src_folder" : "CMSIS/Core_A/Include/",
-      "dest_folder" : "cmsis/TARGET_CORTEX_A/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/"
     },
     {
       "src_folder" : "CMSIS/Core_A/Source/",
-      "dest_folder" : "cmsis/TARGET_CORTEX_A/"
+      "dest_folder" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Source/"
     }
   ],
    "commit_sha" : [
Original file line number	Diff line number	Diff line change
`@@ -0,0 +1,3 @@`
	`1`	`+{`
	`2`	`+ "name": "cmsis-cmsis5-rtos2"`
	`3`	`+}`
Original file line number	Diff line number	Diff line change
`@@ -2,145 +2,145 @@`
`2`	`2`	`"files" : [`
`3`	`3`	`{`
`4`	`4`	`"src_file" : "CMSIS/Core/Template/ARMv8-M/tz_context.c",`
`5`		`- "dest_file" : "cmsis/TARGET_CORTEX_M/mbed_tz_context.c"`
	`5`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Source/mbed_tz_context.c"`
`6`	`6`	`},`
`7`	`7`	`{`
`8`	`8`	`"src_file" : "CMSIS/RTOS2/RTX/Config/handlers.c",`
`9`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Config/TARGET_CORTEX_A/handlers.c"`
	`9`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/TARGET_CORTEX_A/handlers.c"`
`10`	`10`	`},`
`11`	`11`	`{`
`12`	`12`	`"src_file" : "CMSIS/RTOS2/RTX/Config/RTX_Config.h",`
`13`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.h"`
	`13`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.h"`
`14`	`14`	`},`
`15`	`15`	`{`
`16`	`16`	`"src_file" : "CMSIS/RTOS2/RTX/Config/RTX_Config.c",`
`17`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Config/RTX_Config.c"`
	`17`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Config/RTX_Config.c"`
`18`	`18`	`},`
`19`	`19`	`{`
`20`	`20`	`"src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s",`
`21`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S"`
	`21`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0/irq_cm0.S"`
`22`	`22`	`},`
`23`	`23`	`{`
`24`	`24`	`"src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm0.s",`
`25`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S"`
	`25`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M0P/irq_cm0.S"`
`26`	`26`	`},`
`27`	`27`	`{`
`28`	`28`	`"src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mbl.s",`
`29`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S"`
	`29`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M23/irq_armv8mbl.S"`
`30`	`30`	`},`
`31`	`31`	`{`
`32`	`32`	`"src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm3.s",`
`33`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S"`
	`33`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M3/irq_cm3.S"`
`34`	`34`	`},`
`35`	`35`	`{`
`36`	`36`	`"src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_armv8mml.s",`
`37`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S"`
	`37`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_M33/irq_armv8mml.S"`
`38`	`38`	`},`
`39`	`39`	`{`
`40`	`40`	`"src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_cm4f.s",`
`41`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S"`
	`41`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_RTOS_M4_M7/irq_cm4f.S"`
`42`	`42`	`},`
`43`	`43`	`{`
`44`	`44`	`"src_file" : "CMSIS/RTOS2/RTX/Source/ARM/irq_ca.s",`
`45`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S"`
	`45`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_ARM/TARGET_CORTEX_A/irq_ca.S"`
`46`	`46`	`},`
`47`	`47`	`{`
`48`	`48`	`"src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm0.S",`
`49`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S"`
	`49`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0/irq_cm0.S"`
`50`	`50`	`},`
`51`	`51`	`{`
`52`	`52`	`"src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm0.S",`
`53`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S"`
	`53`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M0P/irq_cm0.S"`
`54`	`54`	`},`
`55`	`55`	`{`
`56`	`56`	`"src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mbl.S",`
`57`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S"`
	`57`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M23/irq_armv8mbl.S"`
`58`	`58`	`},`
`59`	`59`	`{`
`60`	`60`	`"src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm3.S",`
`61`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S"`
	`61`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M3/irq_cm3.S"`
`62`	`62`	`},`
`63`	`63`	`{`
`64`	`64`	`"src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_armv8mml.S",`
`65`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S"`
	`65`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_M33/irq_armv8mml.S"`
`66`	`66`	`},`
`67`	`67`	`{`
`68`	`68`	`"src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_cm4f.S",`
`69`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S"`
	`69`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_RTOS_M4_M7/irq_cm4f.S"`
`70`	`70`	`},`
`71`	`71`	`{`
`72`	`72`	`"src_file" : "CMSIS/RTOS2/RTX/Source/GCC/irq_ca.S",`
`73`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S"`
	`73`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_GCC/TARGET_CORTEX_A/irq_ca.S"`
`74`	`74`	`},`
`75`	`75`	`{`
`76`	`76`	`"src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s",`
`77`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S"`
	`77`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0/irq_cm0.S"`
`78`	`78`	`},`
`79`	`79`	`{`
`80`	`80`	`"src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm0.s",`
`81`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S"`
	`81`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M0P/irq_cm0.S"`
`82`	`82`	`},`
`83`	`83`	`{`
`84`	`84`	`"src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mbl_common.s",`
`85`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S"`
	`85`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M23/irq_armv8mbl_common.S"`
`86`	`86`	`},`
`87`	`87`	`{`
`88`	`88`	`"src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm3.s",`
`89`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S"`
	`89`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M3/irq_cm3.S"`
`90`	`90`	`},`
`91`	`91`	`{`
`92`	`92`	`"src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_armv8mml_common.s",`
`93`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S"`
	`93`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_M33/irq_armv8mml_common.S"`
`94`	`94`	`},`
`95`	`95`	`{`
`96`	`96`	`"src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_cm4f.s",`
`97`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S"`
	`97`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_RTOS_M4_M7/irq_cm4f.S"`
`98`	`98`	`},`
`99`	`99`	`{`
`100`	`100`	`"src_file" : "CMSIS/RTOS2/Source/os_systick.c",`
`101`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/Source/os_systick.c"`
	`101`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/Source/os_systick.c"`
`102`	`102`	`},`
`103`	`103`	`{`
`104`	`104`	`"src_file" : "CMSIS/RTOS2/RTX/Source/IAR/irq_ca.s",`
`105`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S"`
	`105`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/TOOLCHAIN_IAR/TARGET_CORTEX_A/irq_ca.S"`
`106`	`106`	`},`
`107`	`107`	`{`
`108`	`108`	`"src_file" : "CMSIS/RTOS2/RTX/Library/cmsis_os1.c",`
`109`		`- "dest_file" : "rtos/source/TARGET_CORTEX/rtx4/cmsis_os1.c"`
	`109`	`+ "dest_file" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Library/cmsis_os1.c"`
`110`	`110`	`}`
`111`	`111`	`],`
`112`	`112`	`"folders" : [`
`113`	`113`	`{`
`114`	`114`	`"src_folder" : "CMSIS/Core/Include/",`
`115`		`- "dest_folder" : "cmsis/TARGET_CORTEX_M/"`
	`115`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_M/Include"`
`116`	`116`	`},`
`117`	`117`	`{`
`118`	`118`	`"src_folder" : "CMSIS/RTOS2/Include/",`
`119`		`- "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/Include/"`
	`119`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/Include/"`
`120`	`120`	`},`
`121`	`121`	`{`
`122`	`122`	`"src_folder" : "CMSIS/RTOS2/RTX/Include1/",`
`123`		`- "dest_folder" : "rtos/source/TARGET_CORTEX/rtx4/"`
	`123`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include1/"`
`124`	`124`	`},`
`125`	`125`	`{`
`126`	`126`	`"src_folder" : "CMSIS/RTOS2/RTX/Include/",`
`127`		`- "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Include/"`
	`127`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Include/"`
`128`	`128`	`},`
`129`	`129`	`{`
`130`	`130`	`"src_folder" : "CMSIS/RTOS2/RTX/Source/",`
`131`		`- "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/"`
	`131`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/"`
`132`	`132`	`},`
`133`	`133`	`{`
`134`	`134`	`"src_folder" : "CMSIS/RTOS2/RTX/Source/",`
`135`		`- "dest_folder" : "rtos/source/TARGET_CORTEX/rtx5/RTX/Source/"`
	`135`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/RTOS2/RTX/Source/"`
`136`	`136`	`},`
`137`	`137`	`{`
`138`	`138`	`"src_folder" : "CMSIS/Core_A/Include/",`
`139`		`- "dest_folder" : "cmsis/TARGET_CORTEX_A/"`
	`139`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Include/"`
`140`	`140`	`},`
`141`	`141`	`{`
`142`	`142`	`"src_folder" : "CMSIS/Core_A/Source/",`
`143`		`- "dest_folder" : "cmsis/TARGET_CORTEX_A/"`
	`143`	`+ "dest_folder" : "cmsis/CMSIS_5/CMSIS/TARGET_CORTEX_A/Source/"`
`144`	`144`	`}`
`145`	`145`	`],`
`146`	`146`	`"commit_sha" : [`