8000 Merge #30 · rust-embedded/riscv@fdc92f3 · GitHub
[go: up one dir, main page]

Skip to content

Commit fdc92f3

Browse files
bors[bot]Disasm
andcommitted
Merge #30
30: Fix docs, add MSRV policy, bump version r=dvc94ch a=Disasm Co-authored-by: Vadim Kaushan <admin@disasm.info>
2 parents 816b3ce + e85c1fb commit fdc92f3

File tree

5 files changed

+14
-5
lines changed

5 files changed

+14
-5
lines changed

riscv-rt/.travis.yml

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3,6 +3,7 @@ language: rust
33
rust:
44
- nightly
55
- stable
6+
- 1.31.0 # MSRV
67

78
env:
89
- TARGET=x86_64-unknown-linux-gnu
@@ -15,6 +16,8 @@ matrix:
1516
exclude:
1617
- rust: stable
1718
env: TARGET=riscv64imac-unknown-none-elf
19+
- rust: 1.31.0 # MSRV
20+
env: TARGET=riscv64imac-unknown-none-elf
1821

1922

2023
before_install: set -e

riscv-rt/Cargo.toml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "riscv-rt"
3-
version = "0.4.0"
3+
version = "0.5.0"
44
repository = "https://github.com/rust-embedded/riscv-rt"
55
authors = ["The RISC-V Team <risc-v@teams.rust-embedded.org>"]
66
categories = ["embedded", "no-std"]

riscv-rt/macros/Cargo.toml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -28,4 +28,4 @@ version = "0.5.5"
2828
default-features = false
2929

3030
[dev-dependencies]
31-
riscv-rt = { path = "..", version = "0.4.0" }
31+
riscv-rt = { path = "..", version = "0.5.0" }

riscv-rt/macros/src/lib.rs

Lines changed: 2 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -29,9 +29,8 @@ use proc_macro::TokenStream;
2929
/// private modules between the item and the root of the crate); if the item is in the root of the
3030
/// crate you'll be fine. This reachability restriction doesn't apply to Rust 1.31 and newer releases.
3131
///
32-
/// The specified function will be called by the reset handler *after* RAM has been initialized. In
33-
/// the case of the `thumbv7em-none-eabihf` target the FPU will also be enabled before the function
34-
/// is called.
32+
/// The specified function will be called by the reset handler *after* RAM has been initialized.
33+
/// If present, the FPU will also be enabled before the function is called.
3534
///
3635
/// The type of the specified function must be `[unsafe] fn() -> !` (never ending function)
3736
///

riscv-rt/src/lib.rs

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,12 @@
11
//! Minimal startup / runtime for RISC-V CPU's
22
//!
3+
//! # Minimum Supported Rust Version (MSRV)
4+
//!
5+
//! This crate is guaranteed to compile on stable Rust 1.31 and up. It *might*
6+
//! compile with older versions but that may change in any new patch release.
7+
//! Note that `riscv64imac-unknown-none-elf` and `riscv64gc-unknown-none-elf` targets
8+
//! are not supported on stable yet.
9+
//!
310
//! # Features
411
//!
512
//! This crate provides

0 commit comments

Comments
 (0)
0