8000 Create M5CoreS3 pins_arduino.h and board (#8161) · ruediste/arduino-esp32@6075151 · GitHub
[go: up one dir, main page]
Skip to content

Navigation Menu

Sign in
Appearance settings

Search code, repositories, users, issues, pull requests...

Provide feedback

We read every piece of feedback, and take your input very seriously.

Saved searches

Use saved searches to filter your results more quickly
Appearance settings

Commit 6075151

Browse files
Tinyu-ZhaoTinyu-Zhao
authored
Create M5CoreS3 pins_arduino.h and board (espressif#8161)
* Add M5CoreS3 boards.txt and pins definition * Fix some pins definition
1 parent 50560a2 commit 6075151

File tree

2 files changed

+264
-0
lines changed

2 files changed

+264
-0
lines changed

‎boards.txt

Lines changed: 192 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -12265,6 +12265,198 @@ m5stack-core2.menu.EraseFlash.all.upload.erase_cmd=-e
1226512265

1226612266
##############################################################
1226712267

12268+
m5stack-cores3.name=M5Stack-CoreS3
12269+
m5stack-cores3.vid.0=0x303a
12270+
m5stack-cores3.pid.0=0x1001
12271+
12272+
m5stack-cores3.bootloader.tool=esptool_py
12273+
m5stack-cores3.bootloader.tool.default=esptool_py
12274+
12275+
m5stack-cores3.upload.tool=esptool_py
12276+
m5stack-cores3.upload.tool.default=esptool_py
12277+
m5stack-cores3.upload.tool.network=esp_ota
12278+
12279+
m5stack-cores3.upload.maximum_size=1310720
12280+
m5stack-cores3.upload.maximum_data_size=327680
12281+
m5stack-cores3.upload.flags=
12282+
m5stack-cores3.upload.extra_flags=
12283+
m5stack-cores3.upload.use_1200bps_touch=false
12284+
m5stack-cores3.upload.wait_for_upload_port=false
12285+
12286+
m5stack-cores3.serial.disableDTR=false
12287+
m5stack-cores3.serial.disableRTS=false
12288+
12289+
m5stack-cores3.build.tarch=xtensa
12290+
m5stack-cores3.build.bootloader_addr=0x0
12291+
m5stack-cores3.build.target=esp32s3
12292+
m5stack-cores3.build.mcu=esp32s3
12293+
m5stack-cores3.build.core=esp32
12294+
m5stack-cores3.build.variant=m5stack_cores3
12295+
m5stack-cores3.build.board=M5STACK_CORES3
12296+
12297+
m5stack-cores3.build.usb_mode=1
12298+
m5stack-cores3.build.cdc_on_boot=0
12299+
m5stack-cores3.build.msc_on_boot=0
12300+
m5stack-cores3.build.dfu_on_boot=0
12301+
m5stack-cores3.build.f_cpu=240000000L
12302+
m5stack-cores3.build.flash_size=4MB
12303+
m5stack-cores3.build.flash_freq=80m
12304+
m5stack-cores3.build.flash_mode=dio
12305+
m5stack-cores3.build.boot=qio
12306+
m5stack-cores3.build.boot_freq=80m
12307+
m5stack-cores3.build.partitions=default
12308+
m5stack-cores3.build.defines=
12309+
m5stack-cores3.build.loop_core=
12310+
m5stack-cores3.build.event_core=
12311+
m5stack-cores3.build.psram_type=qspi
12312+
m5stack-cores3.build.memory_type={build.boot}_{build.psram_type}
12313+
12314+
m5stack-cores3.menu.JTAGAdapter.default=Disabled
12315+
m5stack-cores3.menu.JTAGAdapter.default.build.copy_jtag_files=0
12316+
m5stack-cores3.menu.JTAGAdapter.builtin=Integrated USB JTAG
12317+
m5stack-cores3.menu.JTAGAdapter.builtin.build.openocdscript=esp32s3-builtin.cfg
12318+
m5stack-cores3.menu.JTAGAdapter.builtin.build.copy_jtag_files=1
12319+
m5stack-cores3.menu.JTAGAdapter.external=FTDI Adapter
12320+
m5stack-cores3.menu.JTAGAdapter.external.build.openocdscript=esp32s3-ftdi.cfg
12321+
m5stack-cores3.menu.JTAGAdapter.external.build.copy_jtag_files=1
12322+
m5stack-cores3.menu.JTAGAdapter.bridge=ESP USB Bridge
12323+
m5stack-cores3.menu.JTAGAdapter.bridge.build.openocdscript=esp32s3-bridge.cfg
12324+
m5stack-cores3.menu.JTAGAdapter.bridge.build.copy_jtag_files=1
12325+
12326+
m5stack-cores3.menu.PSRAM.disabled=Disabled
12327+
m5stack-cores3.menu.PSRAM.disabled.build.defines=
12328+
m5stack-cores3.menu.PSRAM.disabled.build.psram_type=qspi
12329+
m5stack-cores3.menu.PSRAM.enabled=QSPI PSRAM
12330+
m5stack-cores3.menu.PSRAM.enabled.build.defines=-DBOARD_HAS_PSRAM
12331+
m5stack-cores3.menu.PSRAM.enabled.build.psram_type=qspi
12332+
m5stack-cores3.menu.PSRAM.opi=OPI PSRAM
12333+
m5stack-cores3.menu.PSRAM.opi.build.defines=-DBOARD_HAS_PSRAM
12334+
m5stack-cores3.menu.PSRAM.opi.build.psram_type=opi
12335+
12336+
m5stack-cores3.menu.FlashMode.qio=QIO 80MHz
12337+
m5stack-cores3.menu.FlashMode.qio.build.flash_mode=dio
12338+
m5stack-cores3.menu.FlashMode.qio.build.boot=qio
12339+
m5stack-cores3.menu.FlashMode.qio.build.boot_freq=80m
12340+
m5stack-cores3.menu.FlashMode.qio.build.flash_freq=80m
12341+
m5stack-cores3.menu.FlashMode.qio120=QIO 120MHz
12342+
m5stack-cores3.menu.FlashMode.qio120.build.flash_mode=dio
12343+
m5stack-cores3.menu.FlashMode.qio120.build.boot=qio
12344+
m5stack-cores3.menu.FlashMode.qio120.build.boot_freq=120m
12345+
m5stack-cores3.menu.FlashMode.qio120.build.flash_freq=80m
12346+
m5stack-cores3.menu.FlashMode.dio=DIO 80MHz
12347+
m5stack-cores3.menu.FlashMode.dio.build.flash_mode=dio
12348+
m5stack-cores3.menu.FlashMode.dio.build.boot=dio
12349+
m5stack-cores3.menu.FlashMode.dio.build.boot_freq=80m
12350+
m5stack-cores3.menu.FlashMode.dio.build.flash_freq=80m
12351+
m5stack-cores3.menu.FlashMode.opi=OPI 80MHz
12352+
m5 6D40 stack-cores3.menu.FlashMode.opi.build.flash_mode=dout
12353+
m5stack-cores3.menu.FlashMode.opi.build.boot=opi
12354+
m5stack-cores3.menu.FlashMode.opi.build.boot_freq=80m
12355+
m5stack-cores3.menu.FlashMode.opi.build.flash_freq=80m
12356+
12357+
m5stack-cores3.menu.FlashSize.4M=4MB (32Mb)
12358+
m5stack-cores3.menu.FlashSize.4M.build.flash_size=4MB
12359+
m5stack-cores3.menu.FlashSize.8M=8MB (64Mb)
12360+
m5stack-cores3.menu.FlashSize.8M.build.flash_size=8MB
12361+
m5stack-cores3.menu.FlashSize.8M.build.partitions=default_8MB
12362+
m5stack-cores3.menu.FlashSize.16M=16MB (128Mb)
12363+
m5stack-cores3.menu.FlashSize.16M.build.flash_size=16MB
12364+
#m5stack-cores3.menu.FlashSize.32M=32MB (256Mb)
12365+
#m5stack-cores3.menu.FlashSize.32M.build.flash_size=32MB
12366+
12367+
m5stack-cores3.menu.LoopCore.1=Core 1
12368+
m5stack-cores3.menu.LoopCore.1.build.loop_core=-DARDUINO_RUNNING_CORE=1
12369+
m5stack-cores3.menu.LoopCore.0=Core 0
12370+
m5stack-cores3.menu.LoopCore.0.build.loop_core=-DARDUINO_RUNNING_CORE=0
12371+
12372+
m5stack-cores3.menu.EventsCore.1=Core 1
12373+
m5stack-cores3.menu.EventsCore.1.build.event_core=-DARDUINO_EVENT_RUNNING_CORE=1
12374+
m5stack-cores3.menu.EventsCore.0=Core 0
12375+
m5stack-cores3.menu.EventsCore.0.build.event_core=-DARDUINO_EVENT_RUNNING_CORE=0
12376+
12377+
m5stack-cores3.menu.USBMode.hwcdc=Hardware CDC and JTAG
12378+
m5stack-cores3.menu.USBMode.hwcdc.build.usb_mode=1
12379+
m5stack-cores3.menu.USBMode.default=USB-OTG (TinyUSB)
12380+
m5stack-cores3.menu.USBMode.default.build.usb_mode=0
12381+
12382+
m5stack-cores3.menu.CDCOnBoot.default=Disabled
12383+
m5stack-cores3.menu.CDCOnBoot.default.build.cdc_on_boot=0
12384+
m5stack-cores3.menu.CDCOnBoot.cdc=Enabled
12385+
m5stack-cores3.menu.CDCOnBoot.cdc.build.cdc_on_boot=1
12386+
12387+
m5stack-cores3.menu.MSCOnBoot.default=Disabled
12388+
m5stack-cores3.menu.MSCOnBoot.default.build.msc_on_boot=0
12389+
m5stack-cores3.menu.MSCOnBoot.msc=Enabled (Requires USB-OTG Mode)
12390+
m5stack-cores3.menu.MSCOnBoot.msc.build.msc_on_boot=1
12391+
12392+
m5stack-cores3.menu.DFUOnBoot.default=Disabled
12393+
m5stack-cores3.menu.DFUOnBoot.default.build.dfu_on_boot=0
12394+
m5stack-cores3.menu.DFUOnBoot.dfu=Enabled (Requires USB-OTG Mode)
12395+
m5stack-cores3.menu.DFUOnBoot.dfu.build.dfu_on_boot=1
12396+
12397+
m5stack-cores3.menu.UploadMode.default=UART0 / Hardware CDC
12398+
m5stack-cores3.menu.UploadMode.default.upload.use_1200bps_touch=false
12399+
m5stack-cores3.menu.UploadMode.default.upload.wait_for_upload_port=false
12400+
m5stack-cores3.menu.UploadMode.cdc=USB-OTG CDC (TinyUSB)
12401+
m5stack-cores3.menu.UploadMode.cdc.upload.use_1200bps_touch=true
12402+
m5stack-cores3.menu.UploadMode.cdc.upload.wait_for_upload_port=true
12403+
12404+
m5stack-cores3.menu.PartitionScheme.default=Default 4MB with spiffs (1.2MB APP/1.5MB SPIFFS)
12405+
m5stack-cores3.menu.PartitionScheme.default.build.partitions=default
12406+
m5stack-cores3.menu.PartitionScheme.defaultffat=Default 4MB with ffat (1.2MB APP/1.5MB FATFS)
12407+
m5stack-cores3.menu.PartitionScheme.defaultffat.build.partitions=default_ffat
12408+
m5stack-cores3.menu.PartitionScheme.default_8MB=8M with spiffs (3MB APP/1.5MB SPIFFS)
12409+
m5stack-cores3.menu.PartitionScheme.default_8MB.build.partitions=default_8MB
12410+
m5stack-cores3.menu.PartitionScheme.default_8MB.upload.maximum_size=3342336
12411+
12412+
m5stack-cores3.menu.CPUFreq.240=240MHz (WiFi)
12413+
m5stack-cores3.menu.CPUFreq.240.build.f_cpu=240000000L
12414+
m5stack-cores3.menu.CPUFreq.160=160MHz (WiFi)
12415+
m5stack-cores3.menu.CPUFreq.160.build.f_cpu=160000000L
12416+
m5stack-cores3.menu.CPUFreq.80=80MHz (WiFi)
12417+
m5stack-cores3.menu.CPUFreq.80.build.f_cpu=80000000L
12418+
m5stack-cores3.menu.CPUFreq.40=40MHz
12419+
m5stack-cores3.menu.CPUFreq.40.build.f_cpu=40000000L
12420+
m5stack-cores3.menu.CPUFreq.20=20MHz
12421+
m5stack-cores3.menu.CPUFreq.20.build.f_cpu=20000000L
12422+
m5stack-cores3.menu.CPUFreq.10=10MHz
12423+
m5stack-cores3.menu.CPUFreq.10.build.f_cpu=10000000L
12424+
12425+
m5stack-cores3.menu.UploadSpeed.921600=921600
12426+
m5stack-cores3.menu.UploadSpeed.921600.upload.speed=921600
12427+
m5stack-cores3.menu.UploadSpeed.115200=115200
12428+
m5stack-cores3.menu.UploadSpeed.115200.upload.speed=115200
12429+
m5stack-cores3.menu.UploadSpeed.256000.windows=256000
12430+
m5stack-cores3.menu.UploadSpeed.256000.upload.speed=256000
12431+
m5stack-cores3.menu.UploadSpeed.230400.windows.upload.speed=256000
12432+
m5stack-cores3.menu.UploadSpeed.230400=230400
12433+
m5stack-cores3.menu.UploadSpeed.230400.upload.speed=230400
12434+
m5stack-cores3.menu.UploadSpeed.460800.linux=460800
12435+
m5stack-cores3.menu.UploadSpeed.460800.macosx=460800
12436+
m5stack-cores3.menu.UploadSpeed.460800.upload.speed=460800
12437+
m5stack-cores3.menu.UploadSpeed.512000.windows=512000
12438+
m5stack-cores3.menu.UploadSpeed.512000.upload.speed=512000
12439+
12440+
m5stack-cores3.menu.DebugLevel.none=None
12441+
m5stack-cores3.menu.DebugLevel.none.build.code_debug=0
12442+
m5stack-cores3.menu.DebugLevel.error=Error
12443+
m5stack-cores3.menu.DebugLevel.error.build.code_debug=1
12444+
m5stack-cores3.menu.DebugLevel.warn=Warn
12445+
m5stack-cores3.menu.DebugLevel.warn.build.code_debug=2
12446+
m5stack-cores3.menu.DebugLevel.info=Info
12447+
m5stack-cores3.menu.DebugLevel.info.build.code_debug=3
12448+
m5stack-cores3.menu.DebugLevel.debug=Debug
12449+
m5stack-cores3.menu.DebugLevel.debug.build.code_debug=4
12450+
m5stack-cores3.menu.DebugLevel.verbose=Verbose
12451+
m5stack-cores3.menu.DebugLevel.verbose.build.code_debug=5
12452+
12453+
m5stack-cores3.menu.EraseFlash.none=Disabled
12454+
m5stack-cores3.menu.EraseFlash.none.upload.erase_cmd=
12455+
m5stack-cores3.menu.EraseFlash.all=Enabled
12456+
m5stack-cores3.menu.EraseFlash.all.upload.erase_cmd=-e
12457+
12458+
##############################################################
12459+
1226812460
m5stack-timer-cam.name=M5Stack-Timer-CAM
1226912461

1227012462
m5stack-timer-cam.bootloader.tool=esptool_py

‎variants/m5stack_cores3/pins_arduino.h

Lines changed: 72 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,72 @@
1+
#ifndef Pins_Arduino_h
2+
#define Pins_Arduino_h
3+
4+
#include <stdint.h>
5+
#include "soc/soc_caps.h"
6+
7+
#define USB_VID 0x303a
8+
#define USB_PID 0x1001
9+
10+
#define EXTERNAL_NUM_INTERRUPTS 46
11+
#define NUM_DIGITAL_PINS 48
12+
#define NUM_ANALOG_INPUTS 20
13+
14+
// Some boards have too low voltage on this pin (board design bug)
15+
// Use different pin with 3V and connect with 48
16+
// and change this setup for the chosen pin (for example 38)
17+
static const uint8_t LED_BUILTIN = SOC_GPIO_PIN_COUNT + 48;
18+
#define BUILTIN_LED LED_BUILTIN // backward compatibility
19+
#define LED_BUILTIN LED_BUILTIN
20+
#define RGB_BUILTIN LED_BUILTIN
21+
#define RGB_BRIGHTNESS 64
22+
23+
#define analogInputToDigitalPin(p) \
24+
(((p) < 20) ? (analogChannelToDigitalPin(p)) : -1)
25+
#define digitalPinToInterrupt(p) (((p) < 48) ? (p) : -1)
26+
#define digitalPinHasPWM(p) (p < 46)
27+
28+
static const uint8_t TX = 43;
29+
static const uint8_t RX = 44;
30+
31+
static const uint8_t TXD2 = 17;
32+
static const uint8_t RXD2 = 18;
33+
34+
static const uint8_t SDA = 12;
35+
static const uint8_t SCL = 11;
36+
37+
static const uint8_t SS = 15;
38+
static const uint8_t MOSI = 37;
39+
static const uint8_t MISO = 35;
40+
static const uint8_t SCK = 36;
41+
42+
static const uint8_t G0 = 0;
43+
static const uint8_t G1 = 1;
44+
static const uint8_t G2 = 2;
45+
static const uint8_t G3 = 3;
46+
static const uint8_t G4 = 4;
47+
static const uint8_t G5 = 5;
48+
static const uint8_t G6 = 6;
49+
static const uint8_t G7 = 7;
50+
static const uint8_t G8 = 8;
51+
static const uint8_t G9 = 9;
52+
static const uint8_t G11 = 11;
53+
static const uint8_t G12 = 12;
54+
static const uint8_t G13 = 13;
55+
static const uint8_t G14 = 14;
56+
static const uint8_t G17 = 17;
57+
static const uint8_t G18 = 18;
58+
static const uint8_t G19 = 19;
59+
static const uint8_t G20 = 20;
60+
static const uint8_t G21 = 21;
61+
static const uint8_t G33 = 33;
62+
static const uint8_t G34 = 34;
63+
static const uint8_t G35 = 35;
64+
static const uint8_t G36 = 36;
65+
static const uint8_t G37 = 37;
66+
static const uint8_t G38 = 38;
67+
static const uint8_t G45 = 45;
68+
static const uint8_t G46 = 46;
69+
70+
static const uint8_t ADC = 10;
71+
72+
#endif /* Pins_Arduino_h */

0 commit comments

Comments
 (0)
0