8000 replaced #map with #each because #each is enough · rggen/rggen-systemverilog@cd48562 · GitHub
[go: up one dir, main page]

Skip to content

Commit cd48562

Browse files
replaced #map with #each because #each is enough
1 parent e49dd3a commit cd48562

File tree

1 file changed

+1
-1
lines changed
  • lib/rggen/systemverilog/rtl/register_block/protocol

1 file changed

+1
-1
lines changed

lib/rggen/systemverilog/rtl/register_block/protocol/apb.rb

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -82,7 +82,7 @@
8282
[pready, apb_if.pready],
8383
[prdata, apb_if.prdata],
8484
[pslverr, apb_if.pslverr]
85-
].map { |lhs, rhs| code << assign(lhs, rhs) << nl }
85+
].each { |lhs, rhs| code << assign(lhs, rhs) << nl }
8686
end
8787
end
8888
end

0 commit comments

Comments
 (0)
0