8000 PyJTAG: LTE uart 1 · pycom/pycom-micropython-sigfox@5a6aa0a · GitHub
[go: up one dir, main page]
Skip to content
This repository was archived by the owner on Sep 16, 2024. It is now read-only.

Commit 5a6aa0a

Browse files
peter-pycompeter-pycom
committed
PyJTAG: LTE uart 1
1 parent 325f89c commit 5a6aa0a

File tree

1 file changed

+11
-0
lines changed

1 file changed

+11
-0
lines changed

‎esp32/PyJTAG/Readme.md

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -80,6 +80,17 @@ It can be advisable to use the `gdb` from the latest xtensa toolchain, even if a
8080

8181
If `gdb` does not reach the `Thread 1 hit Temporary breakpoint ...` line, close and reopen `gdb`.
8282

83+
84+
## Versions
85+
There are two generations of PyJTAG boards:
86+
87+
1) First generation with green PCB has three blocks of switches. (Make sure SAFE_BOOT_SW is off.)
88+
2) Second generation with black PCB and two blocks of switches.
89+
90+
Both generation boards can be equipped with pogo pins that connect to the bottom of the development board and allow LTE debugging. There can either be pins that connect to a GPy or pins that conenct to a FiPy.
91+
92+
To reach the modem UART connect to `/dev/ttyUSB1`.
93+
8394
## Extra
8495
A few more details are here: https://pycomiot.atlassian.net/wiki/spaces/FIR/pages/966295564/Usage+of+PyJTAG
8596

0 commit comments

Comments
 (0)
0