File tree 3 files changed +25
-0
lines changed
ports/stm32/boards/NUCLEO_F746ZG
3 files changed +25
-0
lines changed Original file line number Diff line number Diff line change 75
75
#define MICROPY_HW_USB_FS (1)
76
76
#define MICROPY_HW_USB_VBUS_DETECT_PIN (pin_A9)
77
77
#define MICROPY_HW_USB_OTG_ID_PIN (pin_A10)
78
+
79
+ // Ethernet via RMII
80
+ #define MICROPY_HW_ETH_MDC (pin_C1)
81
+ #define MICROPY_HW_ETH_MDIO (pin_A2)
82
+ #define MICROPY_HW_ETH_RMII_REF_CLK (pin_A1)
83
+ #define MICROPY_HW_ETH_RMII_CRS_DV (pin_A7)
84
+ #define MICROPY_HW_ETH_RMII_RXD0 (pin_C4)
85
+ #define MICROPY_HW_ETH_RMII_RXD1 (pin_C5)
86
+ #define MICROPY_HW_ETH_RMII_TX_EN (pin_G11)
87
+ #define MICROPY_HW_ETH_RMII_TXD0 (pin_G13)
88
+ #define MICROPY_HW_ETH_RMII_TXD1 (pin_B13)
Original file line number Diff line number Diff line change @@ -4,3 +4,8 @@ AF_FILE = boards/stm32f746_af.csv
4
4
LD_FILES = boards/stm32f746.ld boards/common_ifs.ld
5
5
TEXT0_ADDR = 0x08000000
6
6
TEXT1_ADDR = 0x08020000
7
+
8
+ # MicroPython settings
9
+ MICROPY_PY_LWIP = 1
10
+ MICROPY_PY_USSL = 1
11
+ MICROPY_SSL_MBEDTLS = 1
Original file line number Diff line number Diff line change @@ -66,3 +66,12 @@ UART6_RX,PG9
66
66
SPI_B_NSS,PA4
67
67
SPI_B_SCK,PB3
68
68
SPI_B_MOSI,PB5
69
+ ETH_MDC,PC1
70
+ ETH_MDIO,PA2
71
+ ETH_RMII_REF_CLK,PA1
72
+ ETH_RMII_CRS_DV,PA7
73
+ ETH_RMII_RXD0,PC4
74
+ ETH_RMII_RXD1,PC5
75
+ ETH_RMII_TX_EN,PG11
76
+ ETH_RMII_TXD0,PG13
77
+ ETH_RMII_TXD1,PB13
You can’t perform that action at this time.
0 commit comments