|
| 1 | +/* |
| 2 | + * Copyright (c) 2020 Raspberry Pi (Trading) Ltd. |
| 3 | + * |
| 4 | + * SPDX-License-Identifier: BSD-3-Clause |
| 5 | + */ |
| 6 | +#include "pico.h" |
| 7 | +#include "clocks_extra.h" |
| 8 | +#include "hardware/regs/clocks.h" |
| 9 | +#include "hardware/platform_defs.h" |
| 10 | +#include "hardware/clocks.h" |
| 11 | +#include "hardware/watchdog.h" |
| 12 | +#include "hardware/pll.h" |
| 13 | +#include "hardware/xosc.h" |
| 14 | +#include "hardware/irq.h" |
| 15 | +#include "hardware/gpio.h" |
| 16 | + |
| 17 | +#define RTC_CLOCK_FREQ_HZ (USB_CLK_KHZ * KHZ / 1024) |
| 18 | + |
| 19 | +// Wrap the SDK's clocks_init() function to save code size |
| 20 | +void __wrap_clocks_init(void) { |
| 21 | + clocks_init_optional_usb(true); |
| 22 | +} |
| 23 | + |
| 24 | +// Copy of clocks_init() from pico-sdk, with USB |
| 25 | +// PLL and clock init made optional (for light sleep wakeup). |
| 26 | +void clocks_init_optional_usb(bool init_usb) { |
| 27 | + // Start tick in watchdog, the argument is in 'cycles per microsecond' i.e. MHz |
| 28 | + watchdog_start_tick(XOSC_KHZ / KHZ); |
| 29 | + |
| 30 | + // Modification: removed FPGA check here |
| 31 | + |
| 32 | + // Disable resus that may be enabled from previous software |
| 33 | + clocks_hw->resus.ctrl = 0; |
| 34 | + |
| 35 | + // Enable the xosc |
| 36 | + xosc_init(); |
| 37 | + |
| 38 | + // Before we touch PLLs, switch sys and ref cleanly away from their aux sources. |
| 39 | + hw_clear_bits(&clocks_hw->clk[clk_sys].ctrl, CLOCKS_CLK_SYS_CTRL_SRC_BITS); |
| 40 | + while (clocks_hw->clk[clk_sys].selected != 0x1) { |
| 41 | + tight_loop_contents(); |
| 42 | + } |
| 43 | + hw_clear_bits(&clocks_hw->clk[clk_ref].ctrl, CLOCKS_CLK_REF_CTRL_SRC_BITS); |
| 44 | + while (clocks_hw->clk[clk_ref].selected != 0x1) { |
| 45 | + tight_loop_contents(); |
| 46 | + } |
| 47 | + |
| 48 | + /// \tag::pll_init[] |
| 49 | + pll_init(pll_sys, PLL_COMMON_REFDIV, PLL_SYS_VCO_FREQ_KHZ * KHZ, PLL_SYS_POSTDIV1, PLL_SYS_POSTDIV2); |
| 50 | + if (init_usb) { |
| 51 | + pll_init(pll_usb, PLL_COMMON_REFDIV, PLL_USB_VCO_FREQ_KHZ * KHZ, PLL_USB_POSTDIV1, PLL_USB_POSTDIV2); |
| 52 | + } |
| 53 | + /// \end::pll_init[] |
| 54 | + |
| 55 | + // Configure clocks |
| 56 | + // CLK_REF = XOSC (usually) 12MHz / 1 = 12MHz |
| 57 | + clock_configure(clk_ref, |
| 58 | + CLOCKS_CLK_REF_CTRL_SRC_VALUE_XOSC_CLKSRC, |
| 59 | + 0, // No aux mux |
| 60 | + XOSC_KHZ * KHZ, |
| 61 | + XOSC_KHZ * KHZ); |
| 62 | + |
| 63 | + /// \tag::configure_clk_sys[] |
| 64 | + // CLK SYS = PLL SYS (usually) 125MHz / 1 = 125MHz |
| 65 | + clock_configure(clk_sys, |
| 66 | + CLOCKS_CLK_SYS_CTRL_SRC_VALUE_CLKSRC_CLK_SYS_AUX, |
| 67 | + CLOCKS_CLK_SYS_CTRL_AUXSRC_VALUE_CLKSRC_PLL_SYS, |
| 68 | + SYS_CLK_KHZ * KHZ, |
| 69 | + SYS_CLK_KHZ * KHZ); |
| 70 | + /// \end::configure_clk_sys[] |
| 71 | + |
| 72 | + if (init_usb) { |
| 73 | + // CLK USB = PLL USB 48MHz / 1 = 48MHz |
| 74 | + clock_configure(clk_usb, |
| 75 | + 0, // No GLMUX |
| 76 | + CLOCKS_CLK_USB_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB, |
| 77 | + USB_CLK_KHZ * KHZ, |
| 78 | + USB_CLK_KHZ * KHZ); |
| 79 | + } |
| 80 | + |
| 81 | + // CLK ADC = PLL USB 48MHZ / 1 = 48MHz |
| 82 | + clock_configure(clk_adc, |
| 83 | + 0, // No GLMUX |
| 84 | + CLOCKS_CLK_ADC_CTRL_AUXSRC_VALUE_CL
A8C6
KSRC_PLL_USB, |
| 85 | + USB_CLK_KHZ * KHZ, |
| 86 | + USB_CLK_KHZ * KHZ); |
| 87 | + |
| 88 | + // CLK RTC = PLL USB 48MHz / 1024 = 46875Hz |
| 89 | + clock_configure(clk_rtc, |
| 90 | + 0, // No GLMUX |
| 91 | + CLOCKS_CLK_RTC_CTRL_AUXSRC_VALUE_CLKSRC_PLL_USB, |
| 92 | + USB_CLK_KHZ * KHZ, |
| 93 | + RTC_CLOCK_FREQ_HZ); |
| 94 | + |
| 95 | + // CLK PERI = clk_sys. Used as reference clock for Peripherals. No dividers so just select and enable |
| 96 | + // Normally choose clk_sys or clk_usb |
| 97 | + clock_configure(clk_peri, |
| 98 | + 0, |
| 99 | + CLOCKS_CLK_PERI_CTRL_AUXSRC_VALUE_CLK_SYS, |
| 100 | + SYS_CLK_KHZ * KHZ, |
| 101 | + SYS_CLK_KHZ * KHZ); |
| 102 | +} |
0 commit comments