@@ -25,6 +25,12 @@ include $(BOARD_DIR)/mpconfigboard.mk
25
25
26
26
USE_FSP_LPM ?= 1
27
27
USE_FSP_QSPI ?= 0
28
+ USE_FSP_SDHI ?= 0
29
+ USE_FSP_ETH ?= 0
30
+ USE_FSP_SCE ?= 0
31
+ USE_FSP_LCD ?= 0
32
+ USE_FSP_CAM ?= 0
33
+ # USE_FSP_CAN ?= 0
28
34
FSP_BOARD_NAME ?= $(shell echo $(BOARD ) | tr '[:upper:]' '[:lower:]')
29
35
30
36
# Files that are generated and needed before the QSTR build.
@@ -68,9 +74,22 @@ INC += -I$(TOP)/$(HAL_DIR)
68
74
INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/inc
69
75
INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/inc/api
70
76
INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/inc/instances
77
+ ifeq ($(CMSIS_MCU ) ,RA6M3)
78
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/private/inc
79
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/public/inc
80
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive
81
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce/common
82
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce
83
+ endif
84
+ ifeq ($(CMSIS_MCU ) ,RA6M5)
85
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce7/inc/api
86
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce7/inc/instances
87
+ INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce7/private/inc
88
+ endif
71
89
INC += -I$(TOP ) /$(HAL_DIR ) /ra/fsp/src/bsp/cmsis/Device/RENESAS/Include
72
- # INC += -Ilwip_inc
73
- ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA4M1 RA4W1 RA6M1 RA6M2 RA6M5) )
90
+ INC += -Ilwip_inc
91
+ INC += -Imbedtls
92
+ ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA4M1 RA4W1 RA6M1 RA6M2 RA6M3 RA6M5) )
74
93
INC += -Ira
75
94
endif
76
95
INC += -I$(BOARD_DIR ) /ra_gen
@@ -104,6 +123,7 @@ CFLAGS_MCU_RA4M1 = $(CFLAGS_CORTEX_M) -mtune=cortex-m4 -mcpu=cortex-m4
104
123
CFLAGS_MCU_RA4W1 = $(CFLAGS_CORTEX_M ) -mtune=cortex-m4 -mcpu=cortex-m4
105
124
CFLAGS_MCU_RA6M1 = $(CFLAGS_CORTEX_M ) -mtune=cortex-m4 -mcpu=cortex-m4
106
125
CFLAGS_MCU_RA6M2 = $(CFLAGS_CORTEX_M ) -mtune=cortex-m4 -mcpu=cortex-m4
126
+ CFLAGS_MCU_RA6M3 = $(CFLAGS_CORTEX_M ) -mtune=cortex-m4 -mcpu=cortex-m4
107
127
CFLAGS_MCU_RA6M5 = $(CFLAGS_CORTEX_M ) -mtune=cortex-m33 -mcpu=cortex-m33
108
128
109
129
ASFLAGS += $(CFLAGS_CORTEX_M ) -mcpu=cortex-$(MCU_SERIES )
@@ -279,6 +299,7 @@ SRC_C += \
279
299
ra_hal.c \
280
300
ra_it.c \
281
301
mphalport.c \
302
+ mpnetworkport.c \
282
303
mpthreadport.c \
283
304
irq.c \
284
305
pendsv.c \
@@ -300,7 +321,12 @@ SRC_C += \
300
321
machine_pin.c \
301
322
machine_rtc.c \
302
323
machine_sdcard.c \
324
+ machine_lcd.c \
325
+ machine_cam.c \
303
326
modmachine.c \
327
+ network_lan.c \
328
+ eth.c \
329
+ rng.c \
304
330
extint.c \
305
331
usrsw.c \
306
332
flash.c \
@@ -356,6 +382,74 @@ HAL_SRC_C += $(HAL_DIR)/ra/fsp/src/r_sdhi/r_sdhi.c \
356
382
$(HAL_DIR ) /ra/fsp/src/r_dtc/r_dtc.c
357
383
endif
358
384
385
+ ifeq ($(USE_FSP_ETH ) , 1)
386
+ CFLAGS += -DUSE_FSP_ETH
387
+ HAL_SRC_C += $(HAL_DIR ) /ra/fsp/src/r_ether_phy/targets/ICS1894/r_ether_phy_target_ics1894.c \
388
+ $(HAL_DIR ) /ra/fsp/src/r_ether_phy/r_ether_phy.c \
389
+ $(HAL_DIR ) /ra/fsp/src/r_ether/r_ether.c
390
+ endif
391
+
392
+ ifeq ($(USE_FSP_SCE ) , 1)
393
+ CFLAGS += -DUSE_FSP_SCE
394
+ ifeq ($(CMSIS_MCU ) ,RA6M3)
395
+ HAL_SRC_C += $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/adaptors/r_sce_adapt.c \
396
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_p00.c \
397
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_p01.c \
398
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_p02.c \
399
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_p20.c \
400
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func050.c \
401
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func051.c \
402
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func052.c \
403
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func053.c \
404
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func054.c \
405
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func100.c \
406
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func101.c \
407
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func102.c \
408
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_func103.c \
409
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_subprc01.c \
410
+ $(HAL_DIR ) /ra/fsp/src/r_sce/crypto_procedures/src/sce7/plainkey/primitive/hw_sce_p_subprc02.c
411
+ endif
412
+ ifeq ($(CMSIS_MCU ) ,RA6M5)
413
+ HAL_SRC_C += $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/public/r_sce.c \
414
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/public/r_sce_aes.c \
415
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/public/r_sce_sha.c \
416
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/public/r_sce_ecc.c \
417
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/private/r_sce_private.c \
418
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_p00.c \
419
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_p20.c \
420
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_p26.c \
421
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_p40.c \
422
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_p81.c \
423
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_p82.c \
424
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_p92.c \
425
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func040.c \
426
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func048.c \
427
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func050.c \
428
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func051.c \
429
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func052.c \
430
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func053.c \
431
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func054.c \
432
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func100.c \
433
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func101.c \
434
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func102.c \
435
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_func103.c \
436
+ $(HAL_DIR ) /ra/fsp/src/r_sce_protected/crypto_procedures_protected/src/sce9/primitive/r_sce_subprc01.c
437
+ endif
438
+ endif
439
+
440
+ ifeq ($(USE_FSP_LCD ) , 1)
441
+ CFLAGS += -DUSE_FSP_LCD
442
+ HAL_SRC_C += $(HAL_DIR ) /ra/fsp/src/r_glcdc/r_glcdc.c \
443
+ $(HAL_DIR ) /ra/fsp/src/r_sci_i2c/r_sci_i2c.c \
444
+ $(HAL_DIR ) /ra/fsp/src/r_icu/r_icu.c
445
+ endif
446
+
447
+ ifeq ($(USE_FSP_CAM ) , 1)
448
+ CFLAGS += -DUSE_FSP_CAM
449
+ HAL_SRC_C += $(HAL_DIR ) /ra/fsp/src/r_pdc/r_pdc.c \
450
+ $(HAL_DIR ) /ra/fsp/src/r_jpeg/r_jpeg.c
451
+ endif
452
+
359
453
ifeq ($(USE_FSP_LPM ) , 1)
360
454
CFLAGS += -DUSE_FSP_LPM
361
455
HAL_SRC_C += $(HAL_DIR ) /ra/fsp/src/r_lpm/r_lpm.c
@@ -368,14 +462,14 @@ HAL_SRC_C += $(HAL_DIR)/ra/fsp/src/r_flash_lp/r_flash_lp.c
368
462
endif
369
463
endif
370
464
371
- ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA6M1 RA6M2 RA6M5) )
465
+ ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA6M1 RA6M2 RA6M3 RA6M5) )
372
466
ifeq ($(USE_FSP_FLASH ) , 1)
373
467
CFLAGS += -DUSE_FSP_FLASH
374
468
HAL_SRC_C += $(HAL_DIR ) /ra/fsp/src/r_flash_hp/r_flash_hp.c
375
469
endif
376
470
endif
377
471
378
- ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA4M1 RA4W1 RA6M1 RA6M2 RA6M5) )
472
+ ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA4M1 RA4W1 RA6M1 RA6M2 RA6M3 RA6M5) )
379
473
HAL_SRC_C += $(addprefix ra/,\
380
474
ra_adc.c \
381
475
ra_dac.c \
@@ -392,7 +486,10 @@ HAL_SRC_C += $(addprefix ra/,\
392
486
ra_gpt.c \
393
487
ra_utils.c \
394
488
)
489
+ endif
395
490
491
+ ifeq ($(MICROPY_SSL_MBEDTLS ) ,1)
492
+ LIB_SRC_C += mbedtls/mbedtls_port.c
396
493
endif
397
494
398
495
OBJ += $(PY_O )
@@ -485,6 +582,9 @@ endif
485
582
ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA6M2) )
486
583
AF_FILE = boards/ra6m2_af.csv
487
584
endif
585
+ ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA6M3) )
586
+ AF_FILE = boards/ra6m3_af.csv
587
+ endif
488
588
ifeq ($(CMSIS_MCU ) ,$(filter $(CMSIS_MCU ) ,RA6M5) )
489
589
AF_FILE = boards/ra6m5_af.csv
490
590
endif
0 commit comments