@@ -28,6 +28,8 @@ static const mp_rom_map_elem_t board_module_globals_table[] = {
28
28
29
29
{ MP_OBJ_NEW_QSTR (MP_QSTR_LED ), MP_ROM_PTR (& pin_GPIO29 ) },
30
30
31
+ { MP_OBJ_NEW_QSTR (MP_QSTR_NEOPIXEL ), MP_ROM_PTR (& pin_GPIO32 ) },
32
+
31
33
{ MP_OBJ_NEW_QSTR (MP_QSTR_BUTTON1 ), MP_ROM_PTR (& pin_GPIO0 ) },
32
34
{ MP_OBJ_NEW_QSTR (MP_QSTR_BOOT ), MP_ROM_PTR (& pin_GPIO0 ) },
33
35
@@ -41,9 +43,19 @@ static const mp_rom_map_elem_t board_module_globals_table[] = {
41
43
{ MP_ROM_QSTR (MP_QSTR_MOSI ), MP_ROM_PTR (& pin_GPIO31 ) },
42
44
{ MP_ROM_QSTR (MP_QSTR_MISO ), MP_ROM_PTR (& pin_GPIO28 ) },
43
45
44
- { MP_ROM_QSTR (MP_QSTR_ESP_CS ), MP_ROM_PTR (& pin_GPIO46 ) },
46
+ // Shared with ESP TX/RX.
47
+ { MP_ROM_QSTR (MP_QSTR_TX ), MP_ROM_PTR (& pin_GPIO8 ) },
48
+ { MP_ROM_QSTR (MP_QSTR_RX ), MP_ROM_PTR (& pin_GPIO9 ) },
45
49
46
- { MP_OBJ_NEW_QSTR (MP_QSTR_NEOPIXEL ), MP_ROM_PTR (& pin_GPIO32 ) },
50
+ { MP_ROM_QSTR (MP_QSTR_ESP_CS ), MP_ROM_PTR (& pin_GPIO46 ) },
51
+ // was GPIO0 on ESP32. Used for IRQ and mode switching.
52
+ { MP_ROM_QSTR (MP_QSTR_ESP_IRQ ), MP_ROM_PTR (& pin_GPIO23 ) },
53
+ // BUSY is also known as READY, and is RTS for BLE mode.
54
+ { MP_ROM_QSTR (MP_QSTR_ESP_BUSY ), MP_ROM_PTR (& pin_GPIO3 ) },
55
+ { MP_ROM_QSTR (MP_QSTR_ESP_RESET ), MP_ROM_PTR (& pin_GPIO22 ) },
56
+ // TX and RX are from the point of view of the RP2350.
57
+ { MP_ROM_QSTR (MP_QSTR_ESP_TX ), MP_ROM_PTR (& pin_GPIO8 ) },
58
+ { MP_ROM_QSTR (MP_QSTR_ESP_RX ), MP_ROM_PTR (& pin_GPIO9 ) },
47
59
48
60
{ MP_ROM_QSTR (MP_QSTR_CKN ), MP_ROM_PTR (& pin_GPIO12 ) },
49
61
{ MP_ROM_QSTR (MP_QSTR_CKP ), MP_ROM_PTR (& pin_GPIO13 ) },
@@ -56,11 +68,11 @@ static const mp_rom_map_elem_t board_module_globals_table[] = {
56
68
57
69
{ MP_ROM_QSTR (MP_QSTR_PERIPH_RESET ), MP_ROM_PTR (& pin_GPIO22 ) },
58
70
59
- { MP_ROM_QSTR (MP_QSTR_I2S_MCLK ), MP_ROM_PTR (& pin_GPIO27 ) },
60
- { MP_ROM_QSTR (MP_QSTR_I2S_BCLK ), MP_ROM_PTR (& pin_GPIO26 ) },
61
- { MP_ROM_QSTR (MP_QSTR_I2S_WS ), MP_ROM_PTR (& pin_GPIO25 ) },
62
71
{ MP_ROM_QSTR (MP_QSTR_I2S_DIN ), MP_ROM_PTR (& pin_GPIO24 ) },
63
- { MP_ROM_QSTR (MP_QSTR_I2S_GPIO1 ), MP_ROM_PTR (& pin_GPIO23 ) },
72
+ { MP_ROM_QSTR (MP_QSTR_I2S_MCLK ), MP_ROM_PTR (& pin_GPIO25 ) },
73
+ { MP_ROM_QSTR (MP_QSTR_I2S_BCLK ), MP_ROM_PTR (& pin_GPIO26 ) },
74
+ { MP_ROM_QSTR (MP_QSTR_I2S_WS ), MP_ROM_PTR (& pin_GPIO27 ) },
75
+ { MP_ROM_QSTR (MP_QSTR_I2S_IRQ ), MP_ROM_PTR (& pin_GPIO23 ) },
64
76
65
77
{ MP_OBJ_NEW_QSTR (MP_QSTR_SD_SCK ), MP_ROM_PTR (& pin_GPIO34 ) },
66
78
{ MP_OBJ_NEW_QSTR (MP_QSTR_SDIO_CLOCK ), MP_ROM_PTR (& pin_GPIO34 ) },
@@ -86,5 +98,7 @@ static const mp_rom_map_elem_t board_module_globals_table[] = {
86
98
{ MP_ROM_QSTR (MP_QSTR_I2C ), MP_ROM_PTR (& board_i2c_obj ) },
87
99
{ MP_ROM_QSTR (MP_QSTR_STEMMA_I2C ), MP_ROM_PTR (& board_i2c_obj ) },
88
100
{ MP_ROM_QSTR (MP_QSTR_SPI ), MP_ROM_PTR (& board_spi_obj ) },
101
+ // Shared with ESP TX/RX.
102
+ { MP_ROM_QSTR (MP_QSTR_UART ), MP_ROM_PTR (& board_uart_obj ) },
89
103
};
90
104
MP_DEFINE_CONST_DICT (board_module_globals , board_module_globals_table );
0 commit comments