8000 updating pics to .svg and checking all links · JeffDeCola/my-verilog-examples@d5c7365 · GitHub
[go: up one dir, main page]
Skip to content

Commit d5c7365

Browse files
JeffDeColaJeffDeCola
committed
updating pics to .svg and checking all links
1 parent e03fd8f commit d5c7365

16 files changed

+20
-10
lines changed

‎docs/pics/systems/Control-Block-of-the-8-bit-Microprocessor.jpg

-86.6 KB
Binary file not shown.

‎docs/pics/systems/Control-Block-of-the-8-bit-Microprocessor.svg

Lines changed: 1 addition & 0 deletions
Loading

‎docs/pics/systems/Processor-Block-of-the-8-bit-Microprocessor.jpg

-80.7 KB
Binary file not shown.

‎docs/pics/systems/Processor-Block-of-the-8-bit-Microprocessor.svg

Lines changed: 1 addition & 0 deletions
Loading

‎docs/pics/systems/Top-Level-Block-Diagram-of-the-8-bit-Microprocessor.jpg

-61.3 KB
Binary file not shown.

‎docs/pics/systems/control-store-structure.jpg

-30.6 KB
Binary file not shown.

‎docs/pics/systems/control-store-structure.svg

Lines changed: 1 addition & 0 deletions
Loading

‎docs/pics/systems/divide-opcode-1110.jpg

-102 KB
Binary file not shown.

‎docs/pics/systems/divide-opcode-1110.svg

Lines changed: 1 addition & 0 deletions
Loading

‎docs/pics/systems/how-to-divide-using-logic.jpg

-142 KB
Binary file not shown.

0 commit comments

Comments
 (0)
0