Simulation-based generation of posynomial performance models for the sizing of analog integrated circuits | IEEE Journals & Magazine | IEEE Xplore
[go: up one dir, main page]