A 2GHz Digital PLL, with temperature lock range of −40°C to 125°C, in 45nm CMOS | IEEE Conference Publication | IEEE Xplore
Address
:
[go:
up one dir
,
main page
]
Include Form
Remove Scripts
Session Cookies