Power Efficient Design of High-Performance Convolutional Neural Networks Hardware Accelerator on FPGA: A Case Study With GoogLeNet | IEEE Journals & Magazine | IEEE Xplore
Address
:
[go:
up one dir
,
main page
]
Include Form
Remove Scripts
Session Cookies