"Soft error estimation and mitigation of digital circuits by characterizing ..."

Siavash Rezaei et al. (2014)

> Home

Details and statistics

DOI: 10.1016/J.MICROREL.2014.03.003

access: closed

type: Journal Article

metadata version: 2021-05-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mr/RezaeiMAF14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/RezaeiMAF14
Siavash Rezaei, Seyed Ghassem Miremadi, Hossein Asadi, Mahdi Fazeli:
Soft error estimation and mitigation of digital circuits by characterizing input patterns of logic gates. Microelectron. Reliab. 54(6-7): 1412-1420 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.