"Design Challenges in 3-D SoC Stacked With a 12.8 GB/s TSV Wide I/O DRAM."

Takao Nomura et al. (2016)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2016.2547719

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/NomuraMTFN16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/NomuraMTFN16
Takao Nomura, Ryo Mori, Koji Takayanagi, Kazuki Fukuoka, Koji Nii:
Design Challenges in 3-D SoC Stacked With a 12.8 GB/s TSV Wide I/O DRAM. IEEE J. Emerg. Sel. Topics Circuits Syst. 6(3): 364-372 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.