default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIntegration, Volume 61
Volume 61, March 2018
- Lennart Bamberg
, Amir Najafi, Alberto García Ortiz:
Edge effects on the TSV array capacitances and their performance influence. 1-10 - Kan Xu, Ravi Patel, Praveen Raghavan, Eby G. Friedman:
Exploratory design of on-chip power delivery for 14, 10, and 7 nm and beyond FinFET ICs. 11-19 - Jinglei Huang, Wei Zhong, Zhigang Li, Song Chen:
Lagrangian relaxation-based routing path allocation for application-specific network-on-chips. 20-28 - Farzaneh Nakhaee, Mehdi Kamal, Ali Afzali-Kusha, Massoud Pedram, Sied Mehdi Fakhraie, Hamed Dorosti:
Lifetime improvement by exploiting aggressive voltage scaling during runtime of error-resilient applications. 29-38 - Muharrem Orkun Saglamdemir, Günhan Dündar, Alper Sen:
Analog behavioral equivalence boundary computation under the effect of process variations. 39-48 - Yiran Chen, Hai (Helen) Li, Chunpeng Wu, Chang Song, Sicheng Li, Chuhan Min, Hsin-Pai Cheng, Wei Wen, Xiaoxiao Liu:
Neuromorphic computing's yesterday, today, and tomorrow - an evolutional view. 49-61 - Faiq Khalid, Syed Rafay Hasan, Osman Hasan, Falah R. Awwad:
Runtime hardware Trojan monitors through modeling burst mode communication using formal verification. 62-76 - Xingquan Li, Jianli Chen, Wenxing Zhu:
Discrete relaxation method for contact layer decomposition of DSA with triple patterning. 77-87 - Sarang Kazeminia, Khayrollah Hadidi:
A foreground-liked continuous-time offset cancellation strategy for open-loop inter-stage amplifiers in high-resolution ADCs. 88-100 - Govinda Sannena, Bishnu Prasad Das:
Metastability immune and area efficient error masking flip-flop for timing error resilient designs. 101-113 - Yi Xiang, Sudeep Pasricha:
Mixed-criticality scheduling on heterogeneous multicore systems powered by energy harvesting. 114-124 - Mitesh Limachia, Rajesh Amratlal Thakker, Nikhil Kothari:
A near-threshold 10T differential SRAM cell with high read and write margins for tri-gated FinFET technology. 125-137 - Shahzad Asif, Md. Selim Hossain, Yinan Kong, Wadood Abdul:
A Fully RNS based ECC Processor. 138-149 - Syed Ershad Ahmed, Ch. Santosh Varma, M. B. Srinivas:
Improved designs of digit-by-digit decimal multiplier. 150-159 - Naci Pekcokguler, Günhan Dündar, Hamdi Torun, Arda D. Yalcinkaya:
A novel equivalent circuit model for split ring resonator with an application of low phase noise reference oscillator. 160-166 - Nan Wang, Wei Zhong, Song Chen, Zhiyuan Ma, Xiaofeng Ling, Yu Zhu:
Power-gating-aware scheduling with effective hardware resources optimization. 167-177 - Alireza Ghorbani, M. B. Ghaznavi-Ghoushchi:
A low-area, 43.5% PAE, 0.9 W, Class-E differential power amplifier in 2.4 GHz for IoT applications. 178-185
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-03-12 23:46 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
