"A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology With ..."

Daisuke Miyashita et al. (2017)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2712626

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/MiyashitaKSD17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/MiyashitaKSD17
Daisuke Miyashita, Shouhei Kousai, Tomoya Suzuki, Jun Deguchi:
A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology With Time-Domain Analog and Digital Mixed-Signal Processing. IEEE J. Solid State Circuits 52(10): 2679-2689 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.