"A Four-Phase Time-Based Switched-Capacitor LDO With 13-ns Settling Time at ..."

Hyunjin Kim et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3297605

access: closed

type: Journal Article

metadata version: 2024-02-29

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/KimPPPPK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/KimPPPPK24
Hyunjin Kim, ChangHun Park, Inho Park, Taehyeong Park, Seungwoo Park, Chulwoo Kim:
A Four-Phase Time-Based Switched-Capacitor LDO With 13-ns Settling Time at 0.5-V Input for Energy-Efficient Computing in SoC Applications. IEEE J. Solid State Circuits 59(2): 551-562 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.