"Multi-Level Mapping of Nanocomputer Architectures Based on Hardware Reuse."

Nataliya Yakymets et al. (2015)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2014.2374272

access: closed

type: Journal Article

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/YakymetsOJB15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/YakymetsOJB15
Nataliya Yakymets, Ian O'Connor, Kotb Jabeur, Sébastien Le Beux:
Multi-Level Mapping of Nanocomputer Architectures Based on Hardware Reuse. IEEE J. Emerg. Sel. Topics Circuits Syst. 5(1): 88-97 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.