"Efficient nanoscale VLSI standard cell library characterization using a ..."

Sandeep Miryala et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISQED.2011.5770767

access: closed

type: Conference or Workshop Paper

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/MiryalaKAM11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/MiryalaKAM11
Sandeep Miryala, Baljit Kaur, Bulusu Anand, Sanjeev Manhas:
Efficient nanoscale VLSI standard cell library characterization using a novel delay model. ISQED 2011: 458-463

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.