

AR5414 Dual-Band, Multi-Mode MAC/BB/Radio for IEEE 802.11 a/b/g Wireless LAN

General Description

The Atheros AR5414 is an all CMOS, single chip solution for dual-band, multi-mode, IEEE 802.11a/b/g WLANs. It integrates a 2.4/5 GHz radio, analog-to-digital and digital-to-analog (ADC/DAC) converters, a baseband processor, multi-protocol media access control (MAC), high speed UART, and a PCI/CardBus host interface. It enables a high performance, cost effective, low power, compact solution that easily fits onto one side of a Mini PCI or PC Card.

The AR5414's transmitter combines baseband in-phase (I) and quadrature (Q) signals, converts them to the desired frequency, and drives the RF signal off-chip. The receiver uses an integrated dual-conversion architecture and requires no off-chip intermediate frequency (IF) filters. The frequency synthesizer supports one-MHz steps to match the frequencies defined by IEEE 802.11a, 802.11b, and 802.11g specifications. All internal clocks generate from a single external crystal.

The AR5414 implements half-duplex OFDM, CCK, and DSSS baseband processing supporting all IEEE 802.11a/b/g data rates. The MAC supports the IEEE 802.11 wireless MAC protocol as well as 802.11i security, receive and transmit filtering, error recovery, and quality of service (QoS), and Extended Range technology, dramatically increasing WLAN performance.

The AR5414 handles frame data transfer to and from the host using a PCI/CardBus interface, which also provides interrupt generation and reporting, power save, and status reporting. The AR5414 provides multi-function PCI support for a Windows serial port driver compatible high-speed UART, enabling multifunction CardBus

and Mini PCI solutions such as 802.11a/b/g plus cellular or 802.11a/b/g plus Bluetooth radios. Other external interfaces include serial EEPROM, general purpose IOs (GPIOs), and LEDs.


AR5414 Features

- All-CMOS single chip for IEEE 802.11a/b/g compatible WLANs
- No external VCOs or SAW filters needed
- BPSK, QPSK, 16 QAM, 64 QAM, DBPSK, DQPSK, and CCK modulation schemes
- Operates in 2.4 and 5 GHz frequency bands.

Freq	Bands	Frequency
2.4 GHz		2.312–2.472 GHz, 2.484 GHz
5 GHz	U-NII	5.15–5.35 GHz, 5.725–5.825 GHz
	ISM	5.725–5.850 GHz
	DSRC	5.850–5.925 GHz
	Europe	5.15–5.35 GHz, 5.47–5.725 GHz
	Japan	4.90–5.00 GHz, 5.03–5.091 GHz, 5.15–5.25 GHz

- Data rates of 6–54 Mbps for 802.11a, 1–54 Mbps for 802.11g, 1–11 Mbps for 802.11b, Atheros Super A/G mode with up to 108 Mbps
- 802.11e-compatible bursting
- Atheros Extended Range feature supported
- Host interface PCI 2.3 and PC Card 7.1 compatible
- Internal low frequency oscillator for low power sleep mode
- IEEE 1149.1 standard test access port and boundary scan architecture supported
- Standard 0.18 μm CMOS technology
- 224-ball Plastic BGA package

AR5006X System Block Diagram



DO NOT COPY

openObjectId AR5414_Data_Sheet_Intro.fm:2 1028781	
openObjectId AR5414_Data_Sheet_Intro.fm:2 1028790	
openObjectId AR5414_Data_Sheet_Intro.fm:2 1028015	
1 Pin Descriptions 9	
2 PCI/CardBus Interface Description 17	
PCI/CardBus Registers 17	
2.2 Signal Descriptions 17	
2.3 Host Interface Unit Interrupts 18	
2.4 PCI Clkrun 19	
2.5 UART 19	
3 Functional Description 21	
Overview 21	
3.1.1 Configuration Block 21	
3.1.2 AR5414 Address MAP 21	
3.1.3 Operational Descriptions 22	
3.2 Serial EEPROM Interface 22	
3.2.4 EEPROM PCI/CardBus Partition 24	
3.2.5 CIS Tuples Partition 25	
3.2.6 EEPROM Read/Write Protection Mechanism 25	
3.3 PLL 26	
3.4 Reset 26	
3.5 GPIO 27	
3.6 LED 27	
3.7 Antenna Controls (Switching) 28	
3.7.7 Omni AP Mode 28	
3.7.8 Omni STA Modes 28	
3.7.9 Sectorized AP Mode 28	
3.7.10 Switching 29	
3.8 RFSilent 30	
4 Medium Access Control (MAC) 31	
Overview 31	
4.2 Descriptor 32	
4.3 Descriptor Format 32	
4.4 Descriptor Usage 42	
Tx Descriptor Processing 42	
4.4.2 Rx descriptor Processing 43	
4.4.3 Descriptor Completion Status Reporting 44	
4.4.4 Buffer Description 44	
4.5 Compression/Decompression 45	
	Transmit Compression 46
	4.5.2 Receive Decompression 46
	4.6 Wake on Wireless 46
	4.7 Sleep Clock 46
5 Queue Control Unit (QCU) 47	
Descriptor Chain Processing 48	
5.2 Frame Scheduling Policy 48	
5.3 End of Queue/End of List Detection 49	
6 DCF Control Unit (DCU) 51	
DCU State Information 51	
6.2 DCU Channel Arbitration Procedure 52	
6.3 Handling of the ChannelTime Parame- ter (Frame Bursting) 53	
6.4 Tx frame Filtering 53	
6.5 Beacon-gated Frames Handling 54	
7 Protocol Control Unit (PCU) 55	
PCU Functional Description 55	
7.2 Time Bases 56	
7.3 RTS/CTS 56	
7.4 Beacon 57	
7.5 Timers 57	
7.6 Encryption and Decryption 58	
7.7 TIM and PS Poll 59	
7.8 Co-existence with PCF 59	
7.9 Ad Hoc 59	
7.10 Sleep 59	
7.11 Diagnostic and Management Informa- tion Base Features 60	
7.12 Rx frame Filtering 61	
7.13 Frame Transmission Procedure 62	
7.14 PHY Errors 62	
8 Digital PHY Block 63	
802.11a Mode 63	
Transmitter 63	
8.1.2 Receiver 64	
8.2 802.11b Mode 65	
8.2.3 Transmitter 65	
8.2.4 Receiver 66	
8.3 802.11g Mode 67	
Transmitter 67	
8.3.2 Receiver 68	
9 Radio Description 69	
Receiver (Rx) Block 69	

9.2 Transmitter (TX) Block	70		
9.3 Synthesizer (SYNTH) Block	71		
9.4 Bias/Control (BIAS) Block	71		
10 Low Dropout Regulator	73		
Compensation Network	73		
10.2 PNP Transistor	73		
11 Register Descriptions	75		
PCI Configuration Space Registers	75		
Vendor ID	78		
11.1.2 Device ID	78		
11.1.3 Command	79		
11.1.4 Status	80		
11.1.5 Revision ID	81		
11.1.6 Class Code	81		
11.1.7 Cache Line Size	81		
11.1.8 Latency Timer	82		
11.1.9 Header Type	82		
11.1.10 Base Address	82		
11.1.11 CIS Pointer	83		
11.1.12 Subsystem Vendor ID	83		
11.1.13 Subsystem ID	83		
11.1.14 Capabilities Pointer (CAP_PTR)	84		
11.1.15 Interrupt Line (INT_LINE)	84		
11.1.16 Interrupt Pin (INT_PIN)	84		
11.1.17 MinGnt	85		
11.1.18 MaxLat	85		
11.1.19 Configuration Timer (CFG_TIMER)	85		
11.1.20 Power Management Capability ID (CFG_PMCAP_ID)	86		
11.1.21 Next Capability Pointer (CFG_PMCAP_PTR)	86		
11.1.22 Power Management Capabilities (CFG_PMCAP)	86		
11.1.23 Power Management Control/ Status (CFG_PMCSR)	87		
11.1.24 Power Management Bridge Support Extensions (CFG_PMCSR_ESE)	87		
11.1.25 Power Management Data (CFG_PMDATA)	88		
11.2 Host Interface and Receive Registers	88		
Command (CR)	90		
11.2.2 Receive Queue Descriptor Point- er (RXDP)	90		
11.2.3 Configuration and Status (CFG)	91		
11.2.4 Global Interrupt Enable (IER)	92		
11.2.5 Transmit Configuration (TXCFG)	92		
11.2.6 Receive Configuration (RXCFG)	94		
11.2.7 Receive Jumbo Descriptor Last Address (RXJLA)	95		
11.2.8 Management Information Base Control (MIBC)	95		
11.2.9 Timeout Prescale (TOPS)	96		
11.2.10 RXNOFR Timeout (RXNF)	96		
11.2.11 TXNOFR Timeout (TXNF)	96		
11.2.12 Rx Frame Gap Timeout (RFGTO)	97		
11.2.13 Rx Frame Count Limit (RFCNT)	97		
11.2.14 MAC-specific Miscellaneous Status/Control (MACMISC)	97		
11.2.15 Sleep Performance Counter 0 (SPC_0)	98		
11.2.16 Sleep Performance Counter 1 (SPC_1)	98		
11.2.17 Primary Interrupt Status (ISR_P)	99		
11.2.18 Secondary Interrupt Status 0 (ISR_S0)	101		
11.2.19 Secondary Interrupt Status 1 (ISR_S1)	102		
11.2.20 Secondary Interrupt Status 2 (ISR_S2)	102		
11.2.21 Secondary Interrupt Status 3 (ISR_S3)	103		
11.2.22 Secondary Interrupt Status 4 (ISR_S4)	104		
11.2.23 Primary Interrupt Mask (IMR_P)	104		
11.2.24 Secondary Interrupt Mask 0 (IMR_S0)	106		
11.2.25 Secondary Interrupt Mask Reg- ister 1 (IMR_S1)	106		
11.2.26 Secondary Interrupt Mask Reg- ister 2 (IMR_S2)	107		
11.2.27 Secondary Interrupt Mask Reg- ister 3 (IMR_S3)	108		

11.2.28	Secondary Interrupt Mask Register 4 (IMR_S4)	108	(D_GBL_IFS_SLOT)	128	
11.2.29	Primary RAC Interrupt Status (ISR_P_RAC)	109	11.4.9	EIFS Setting (D_GBL_IFS_EIFS)	128
11.2.30	Secondary Shadow Interrupt Status 0 (ISR_S0_S)	111	11.4.10	Miscellaneous IFS Settings (D_GBL_IFS_MISC)	129
11.2.31	Secondary Shadow Interrupt Status 1 (ISR_S1_S)	111	11.4.11	Frame Prefetch (D_FPCTL)	130
11.2.32	Secondary Shadow Interrupt Status 2 (ISR_S2_S)	112	11.4.12	Transmit Pause Control/Status (D_TXPSE)	130
11.2.33	Secondary Shadow Interrupt Status 3 (ISR_S3_S)	113	11.4.13	DCU Transmission Slot Mask (D_TXSLOTMASK)	131
11.2.34	Secondary Shadow Interrupt Status 4 (ISR_S4_S)	113	11.4.14	Transmit Filter Command (D_TXBLK_CMD)	131
11.3	QCU Registers	114	11.4.15	Transmit Filter Data (D_TXBLK_DATA)	132
	QCU Tx Descriptor Pointer (Q_TXDP)	116	11.4.16	Clear Transmit Filter (D_TXBLK_CLR)	134
11.3.2	QCU Transmit Queue Enable (Q_TXE)	117	11.4.17	Set Transmit Filter (D_TXBLK_SET)	134
11.3.3	QCU Transmit Queue Disable (Q_TXD)	117	11.5	PCI Clock Domain Registers	135
11.3.4	QCU CBR (Q_CBRCFG)	117		Reset Control (RC)	136
11.3.5	QCU Readytime Configuration (Q_RDYTIMECFG)	118	11.5.2	Sleep Control (SCR)	136
11.3.6	Set Oneshot Arm (Q_ONESHOTARM_SC)	118	11.5.3	PCI Clock Domain Interrupt Pending (INTPEND)	137
11.3.7	Clear Oneshot Arm (Q_ONESHOTARM_CC)	118	11.5.4	Sleep Force (SFR)	137
11.3.8	Miscellaneous QCU Control (Q_MISC)	119	11.5.5	PCI Clock Domain Configuration/Status (PCICFG)	138
11.3.9	Miscellaneous QCU Status (Q_STS)	121	11.5.6	GPIO Control (GPIOCR)	140
11.3.10	Readytime Shutdown (Q_RDYTIMESHDN)	121	11.5.7	GPIO Data Output (GPIODO)	141
11.4	DCU Registers	122	11.5.8	GPIO Data Input (GPIODI)	142
	Queue Mask (D_QCUMASK)	124	11.5.9	Silicon Revision (SREV)	142
11.4.2	Local IFS Settings (D_LCL_IFS)	125	11.5.10	Sleep Enable Alias (SLE)	143
11.4.3	Retry Limits (D_RETRY_LIMIT)	125	11.5.11	TXE Write Posting (TXEPOST)	143
11.4.4	Channel Time Settings (D_CHNTIME)	125	11.5.12	QCU Sleep Mask (QSM)	144
11.4.5	Miscellaneous (D_MISC)	126	11.5.13	PME/CSTSCHG Configuration (PMCFG)	144
11.4.6	Frame Sequence Number (D_SEQNUM)	128	11.5.14	CSTSCHG Function Event (CSTSCHG_FE)	145
11.4.7	SIFS Setting (D_GBL_IFS_SIFS)	128	11.5.15	CSTSCHG Function Event Mask (CSTSCHG_FEM)	145
11.4.8	DCU Global Slot Interval		11.5.16	CSTSCHG Function Present State (CSTSCHG_FPS)	146
			11.5.17	CSTSCHG Function Force Event (CSTSCHG_FFE)	146
			11.5.18	Sleep Performance Counter 0	

(SPC_ROA_0)	146	(TST_ADDAC)	160
11.5.19 Sleep Performance Counter 1		11.7.22 Default Antenna	
(SPC_ROA_1)	147	(DEF_ANTENNA)	161
11.5.20 CIS Tuples (CIST)	147	11.7.23 AES Mute Mask 0	
11.6 EEPROM Interface Registers	147	(MUTE_MASKS0)	162
EEPROM Address (E_ADDR)	148	11.7.24 AES Mute Mask 1	
11.6.2 EEPROM Data (E_DATA)	148	(MUTE_MASKS1)	162
11.6.3 EEPROM Command		11.7.25 Last Timestamp	
(E_CMD)	148	(LAST_TSTP)	162
11.6.4 EEPROM Status (E_STS)	149	11.7.26 NAV Value (NAV)	162
11.6.5 EEPROM Configuration		11.7.27 RTS OK (RTS_OK)	163
(E_CFG)	149	11.7.28 RTS Fail Count	
11.7 PCU Registers	150	(RTS_FAIL)	163
STA Address 0 (STA_ID0)	152	11.7.29 ACK Fail Count	
11.7.2 STA Address 1 (STA_ID1)	152	(ACK_FAIL)	163
11.7.3 BSS Address 0 (BSS_ID0)	153	11.7.30 FCS Fail Count	
11.7.4 BSS Address 1 (BSS_ID1)	153	(FCS_FAIL)	164
11.7.5 Time Out (TIME_OUT)	154	11.7.31 Beacon Count	
11.7.6 Signal Strength Threshold		(BEACONCNT)	164
(RSSI_THR)	154	11.7.32 SLEEP 1 (SLP1)	165
11.7.7 Timers (USEC)	154	11.7.33 SLEEP 2 (SLP2)	166
11.7.8 Beacon (BEACON)	155	11.7.34 SLEEP 3 (SLP3)	166
11.7.9 CFP Interval		11.7.35 STA Mask Lower 32-bits Register	
(CFP_PERIOD)	155	(STAMSKL)	166
11.7.10 Next Beacon Time		11.7.36 STA Mask Upper 16-bits Register	
(NEXT_BEACON)	155	(STAMSKU)	167
11.7.11 DMA Beacon Alert Time		11.7.37 Transmit Power Control	
(DBA)	156	(TPC)	167
11.7.12 Software Beacon Alert		11.8 Baseband Interface MIB Counter	
(SBA)	156	Registers	167
11.7.13 ATIM Window		Transmit Frame Counter (TFC)	168
(ATIM_WIN)	156	11.8.2 Receive Frame Counter Register	
11.7.14 Maximum CFP Duration		(RFC)	168
(MAX_CFP_DUR)	157	11.8.3 Receive Clear Counter	
11.7.15 Receive Filter		(RRC)	168
(RX_FILTER)	157	11.8.4 Cycle Counter (CC)	168
11.7.16 Multicast Filter 0		11.8.5 Quiet Time Register 1	
(MCAST_FIL0)	158	(QT1)	169
11.7.17 Multicast Filter 1		11.8.6 Quiet Time Register 2	
(MCAST_FIL1)	158	(QT2)	169
11.7.18 PCU Diagnostic		11.8.7 TSF Parameters (TSF)	169
(DIAG_SW)	159	11.8.8 QOS No Ack (NOACK)	170
11.7.19 Time Synchronization Function		11.8.9 PHY Error Mask	
L32 (TSF_L32)	160	(PHYERR)	171
11.7.20 Time Synchronization Function		11.8.10 ACK SIFS (ACKSIFS)	172
U32 (TSF_U32)	160	11.8.11 MIC QOS Control	
11.7.21 ADC/DAC Test		(MICQOSCTL)	172

11.8.12	MIC QOS Select (MICQOSSEL)	173	(U_IMR)	188
11.8.13	Miscellaneous Mode (MISCMODE)	174	12.1.15	UART Interrupt Enable Register (U_IER)
11.8.14	Filtered OFDM Frames Count (FILTOFDM)	175	13	Electrical Characteristics
11.8.15	Filtered CCK Frames Count (FILTCCK)	175		Absolute Maximum Ratings
11.8.16	PHY Error1 Count (PHYCNT1)	175	13.2	Recommended Operating Conditions
11.8.17	PHY Error1 Count Mask (PHYCNTMASK1)	176	13.3	AC Electrical Characteristics
11.8.18	PHY Error2 Count (PHYCNT2)	176		Radio Receiver Characteristics
11.8.19	PHY Error2 Count Mask (PHYCNTMASK2)	176	13.3.2	Radio Transmitter Characteristics
11.8.20	TSF Threshold (TSFTHRESH)	176	13.3.3	AR5414 Synthesizer Characteristics
11.8.21	ACKSIFS Duration (ACKSIFS)	177	13.3.4	Power Consumption Parameters
11.8.22	Rate to Duration (DURS)	177	14	AC Specifications
11.9	Key Table	178		PCI/CardBus Interface Timing
11.10	TKIP Key	178		AC Specifications for 3.3 V Signaling
12	UART Register Descriptions	179	14.1.2	PCI_CLK Specifications
	UART Control and Status Registers	179	14.1.3	PCI/CardBus Timing Parameters
	Receive Buffer Register (RBR)	181	14.2	External Serial EEPROM Interface Timing
12.1.2	Transmit Holding Register (THR)	181		EPRM_CLK Specification
12.1.3	Divisor Latch High (DLH)	181	14.2.2	EEPROM Timing
12.1.4	Divisor Latch Low (DLL)	181	15	Package Dimensions
12.1.5	Interrupt Enable Register (IER)	181	16	Ordering Information
12.1.6	Interrupt Identity Register (IIR)	182		
12.1.7	Line Control Register (LCR)	183		
12.1.8	Modem Control Register (MCR)	184		
12.1.9	Line Status Register (LSR)	184		
12.1.10	Modem Status Register (MSR)	185		
12.1.11	Scratch Register (SCR)	186		
12.1.12	FIFO Control Register (FCR)	186		
12.1.13	UART Interrupt Status Register (U_ISR)	186		
12.1.14	UART Interrupt Mask Register			

1. Pin Descriptions

This section contains a listing of the signal descriptions (see [Table 1-1](#) on [page 11](#)).

The following nomenclature is used for signal names:

- NC indicates no connection should be made to this pin.
- _L at the end of the signal name indicates active low signals.
- P at the end of the signal name indicates the positive side of a differential signal.
- N at the end of the signal name indicates the negative side of a differential signal.

The following nomenclature is used for signal types described in [Table 1-1](#):

- IA indicates an analog input signal.
- I indicates a digital input signal.
- IH indicates input signals with weak internal pull-up, to prevent signals from floating when left open.
- IL indicates input signals with weak internal pull-down, to prevent signals from floating when left open.
- I/O indicates a digital bidirectional signal.
- OA indicates an analog output signal.
- O indicates a digital output signal.
- P indicates a power or ground signal.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
A	AGND	VREG_IDDQ	VREG_BIAS	PDET5P	PDET2P	RF2OUTP	RF2OUTN	RF5OUTP	RF5OUTN	AGND	XTALO	ANTB	ANTD	NC	GPIO_4
B	RF5INP	AGND	VREG_COMP	PDET5N	PDET2N	PA2BIASP	PA2BIASN	PA5BIASP	PA5BIASN	AGND	XTALI	ANTA	ANTC	GND	GPIO_5
C	RF5INN	BIASREF	AGND	XPBIAS2	AVDD33	XPBIAS5	AGND	AVDD	AGND	AGND	AVDD33	AVDD33	GND	NC	PLLBYPASS
D	AVDD	AVDD	NC	AGND	AVDD33	AGND	AVDD	AVDD	AVDD	AGND	AVDD33	GND	NC	TDI	TDO
E	RF2INP	NC	AVDD33	AVDD33	AGND	AGND	AGND	AGND	AGND	AGND	GND	VDD33	VDD33	TMS	TCLK
F	RF2INN	NC	NC	AGND	AGND	AGND	AGND	AGND	AGND	AGND	GND	GND	U0_CTS_L	SLEEP	TRST_L
G	AVDD	AVDD	AGND	VDD18	GND	GND	GND	GND	GND	GND	GND	VDD18	U0_RTS_L	U0_CLK	POR_L
H	GPIO_0	GPIO_1	VDD18	VDD18	GND	GND	GND	NA	GND	GND	GND	VDD18	U0_SIN	U0_SOUT	POR_EN
J	GPIO_2	GPIO_3	GND	VDD18	GND	GND	GND	GND	GND	GND	GND	VDD18	PCI_MODE	EPRM_EN_L	EPRM_SDA
K	PCI_CLK	LED_0	LED_1	GND	GND	GND	GND	GND	GND	GND	GND	GND	PCI_AD0	PCI_AD1	EPRM_SCK
L	PCI_INT_L	PCI_REQ_L	PCI_RST_L	VDD33	GND	GND	GND	GND	GND	GND	GND	VDD33	PCI_AD4	PCI_AD2	PCI_AD3
M	PCI_PME_L	BT_ACTIVE	PCI_GNT_L	GND	VDD33	GND	VDD18	VDD18	VDD18	GND	VDD33	GND	PCI_CBE0_L	PCI_AD6	PCI_AD5
N	PCI_AD31	PCI_AD29	GND	PCI_AD26	VDD33	PCI_AD22	PCI_AD20	PCI_AD18	PCI_FRAME_L	PCI_STOP_L	VDD33	PCI_AD15	GND	PCI_AD8	PCI_AD7
P	PCI_AD30	GND	PCI_AD28	PCI_CBE3_L	PCI_AD24	PCI_AD21	PCI_PAR	PCI_CBE2_L	PCI_CLKRUN_L	PCI_SERR_L	PCI_DEVSEL_L	PCI_AD14	PCI_AD12	GND	PCI_AD9
R	PCI_AD27	PCI_AD25	RX_CLEAR	PCI_AD23	PCI_IDSEL	PCI_AD19	PCI_AD17	PCI_AD16	PCI_IRDY_L	PCI_TRDY_L	PCI_PERR_L	PCI_CBE1_L	PCI_AD13	PCI_AD11	PCI_AD10

Figure 1-1. Package Pinout

Table 1-1. Signal to Pin Relationships and Descriptions

Symbol	Pin	Type	Source or Destination	Description
PCI Interface				
PCI_CBE3_L	P4	I/O	PCI bus	PCI multiplexed bus command and byte enables. Active low. During the address phase of a transaction, these signals define the bus command. During the data phase, they are used as byte enables.
PCI_CBE2_L	P8	I/O	PCI bus	
PCI_CBE1_L	R12	I/O	PCI bus	
PCI_CBE0_L	M13	I/O	PCI bus	
PCI_CLK	K1	I	PCI bus	PCI bus clock.
PCI_CLKRUN_L	P9	I	PCI bus	PCI bus clock run. Active low. Provides for starting and stopping the PCI clock.
PCI_DEVSEL_L	P11	I/O	PCI bus	PCI dev select. Active low.
PCI_FRAME_L	N9	I/O	PCI bus	PCI frame. Active low.
PCI_GNT_L	M3	I	PCI bus	PCI grant. Active low.
PCI_IDSEL	R5	I	PCI bus	PCI ID select. Not used by CardBus, external 10-K pull-up resistor required for CardBus application.
PCI_INT_L	L1	O	PCI bus	PCI interrupt. Active low.
PCI_IRDY_L	R9	I/O	PCI bus	PCI initiator ready. Active low.
PCI_MODE	J13	IL	PCI bus	Select PCI or CardBus interface L = CardBus (default - internal pull down) H = PCI
PCI_PAR	P7	I/O	PCI bus	PCI parity.
PCI_PERR_L	R11	I/O	PCI bus	PCI parity error. Active low.
PCI_PME_L/CSTSCHG	M1	O	PCI bus	PCI power management event. Active low. CardBus CSTSCHG. Active high.
PCI_REQ_L	L2	O	PCI bus	PCI request. Active low.
PCI_RST_L	L3	I	PCI bus	PCI reset, reset the AR5414. Active low.
PCI_SERR_L	P10	I/O	PCI bus	PCI system error. Active low.
PCI_STOP_L	N10	I/O	PCI bus	PCI stop. Active low.
PCI_TRDY_L	R10	I/O	PCI bus	PCI target ready. Active low.

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

Symbol	Pin	Type	Source or Destination	Description
PCI_AD31	N1	I/O	PCI bus	PCI_AD[31:0] is a multiplexed address and data bus. During the first clock of a transaction, PCI_AD[31:0] contains a physical byte address (32 bits). During subsequent clocks, PCI_AD[31:0] contains data.
PCI_AD30	P1	I/O	PCI bus	
PCI_AD29	N2	I/O	PCI bus	
PCI_AD28	P3	I/O	PCI bus	
PCI_AD27	R1	I/O	PCI bus	
PCI_AD26	N4	I/O	PCI bus	
PCI_AD25	R2	I/O	PCI bus	
PCI_AD24	P5	I/O	PCI bus	
PCI_AD23	R4	I/O	PCI bus	
PCI_AD22	N6	I/O	PCI bus	
PCI_AD21	P6	I/O	PCI bus	
PCI_AD20	N7	I/O	PCI bus	
PCI_AD19	R6	I/O	PCI bus	
PCI_AD18	N8	I/O	PCI bus	
PCI_AD17	R7	I/O	PCI bus	
PCI_AD16	R8	I/O	PCI bus	
PCI_AD15	N12	I/O	PCI bus	
PCI_AD14	P12	I/O	PCI bus	
PCI_AD13	R13	I/O	PCI bus	
PCI_AD12	P13	I/O	PCI bus	
PCI_AD11	R14	I/O	PCI bus	
PCI_AD10	R15	I/O	PCI bus	
PCI_AD9	P15	I/O	PCI bus	
PCI_AD8	N14	I/O	PCI bus	
PCI_AD7	N15	I/O	PCI bus	
PCI_AD6	M14	I/O	PCI bus	
PCI_AD5	M15	I/O	PCI bus	
PCI_AD4	L13	I/O	PCI bus	
PCI_AD3	L15	I/O	PCI bus	
PCI_AD2	L14	I/O	PCI bus	
PCI_AD1	K14	I/O	PCI bus	
PCI_AD0	K13	I/O	PCI bus	

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

Symbol	Pin	Type	Source or Destination	Description
RF AR5414 Interface				
PDET2N	B5	IA	Power detector	Differential power detector signal
PDET5N	B4	IA	Power detector	
PDET2P	A5	IA	Power detector	
PDET5P	A4	IA	Power detector	
RF2INN	F1	IA	RF input	Differential RF inputs at 2.4/5 GHz. Use one side for single-ended input
RF5INN	C1	IA	RF input	
RF2INP	E1	IA	RF input	
RF5INP	B1	IA	RF input	
RF2OUTN	A7	OA	RF output	Differential RF power amplifier output
RF5OUTN	A9	OA	RF output	
RF2OUTP	A6	OA	RF output	
RF5OUTP	A8	OA	RF output	
PA2BIASN	B7			Biasing for differential radio output power
PA5BIASN	B9			
PA2BIASP	B6			
PA5BIASP	B8			
XPABIAS2	C4	OA	External PA	Biasing for external PA
XPABIAS5	C6	OA	External PA	Biasing for external PA
EEPROM				
EPRM_EN_L	J14	IL	EEPROM	EEPROM enable input to the AR5414 to select initialization values from the EEPROM to be loaded to the PCI/CardBus configuration registers. Active low.
EPRM_SCK	K15	OL	EEPROM	EEPROM clock
EPRM_SDA	J15	I/OL	EEPROM	EEPROM serial data
JTAG				
TCLK	E15	IL	—	Test clock. Default low.
TDI	D14	IH	—	Test data input. Default high.
TDO	D15	O	—	Test data output
TMS	E14	IH	—	Test mode select. Default high.
TRST_L	F15	IH	—	Test reset. Active low. Default high.

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

Symbol	Pin	Type	Source or Destination	Description
General				
SLEEP	F14	O	—	Output to indicate the AR5414 is in sleep mode.
LED_1	K3	O	LED	Output to control network LED.
LED_0	K2	O	LED	Output to control Power/Network LED.
GPIO_5	B15	I/OL	—	General purpose I/O [5-0]. Default to inputs, control using the GPIOCR register. Input from the GPIOs can be read using the GPIODI register, and output to the GPIOs is provided by the GPIODO register.
GPIO_4	A15	I/OL	—	
GPIO_3	J2	I/OL	—	
GPIO_2	J1	I/OL	—	
GPIO_1	H2	I/OL	—	
GPIO_0	H1	I/OL	—	
ANTA	B12	O	Antenna	Antenna switch control. Output to control antenna switching.
ANTB	A12	O	Antenna	
ANTC	B13	O	Antenna	
ANTD	A13	O	Antenna	
BIASREF	C2	IA		Connects a 6.19K Ω \pm 1% resistor to ground.
BT_ACTIVE	M2	I	—	Indicates medium busy from an external source. This pin can be asserted by a Bluetooth device, for example, to prevent the AR5414 from transmitting a new frame.
RXCLEAR	R3	O		Indicates medium clear to an external device. The external device (e.g., Bluetooth) should transmit only when RXCLEAR is asserted.
PLLBYPASS	C15	IL		0 = Use PLL 1 = Use 40 MHz REFCLK
POR_EN	H15	I	—	Enables power on reset operation (using POR_L input). Required for the Wake on Wireless feature.
POR_L	G15	I	—	Power on reset, active low. Required for the Wake on Wireless feature.
UART Signals				
U0_CLK	G14	O		External UART clock
U0_CTS_L	F13	I		UART clear-to-send
U0_RTS_L	G13	O		UART request-to-send
U0_SIN	H13	I		UART serial data input
U0_SOUT	H14	O		UART serial data output
VREG_BIAS	A3	OA		1.8 V voltage regulator output
VREG_COMP	B3	IA		Compensation node for voltage regulator

Table 1-1. Signal to Pin Relationships and Descriptions (continued)

Symbol	Pin	Type	Source or Destination	Description
VREG_IDDQ	A2	I		VDD3_3 = Power off internal LDO GND = Power on internal LDO
XTALI	B11	I	40 MHz crystal	Crystal input
XTALO	A11	O	40 MHz crystal	Crystal output
Power				
VDD33	E12, E13, L4, L12, M5, M11, N5, N11	P	3.3 V	Digital 3.3 V power supply
VDD18	G4, G12, H3, H4, H12, J4, J12, M7, M8, M9	P	1.8 V	Digital 1.8 V power supply
GND	B14, C13, D12, E11, F11, F12, G5, G6, G7, G8, G9, G10, G11, H5, H6, H7, H9, H10, H11, J3, J5, J6, J7, J8, J9, J10, J11, K4, K5, K6, K7, K8, K9, K10, K11, K12, L5, L6, L7, L8, L9, L10, L11, M4, M6, M10, M12, N3, N13, P2, P14	P	0 V	Ground.
AVDD	C8, D1, D2, D7, D8, D9, G1, G2	P	1.8 V	Analog 1.8 V power supply.
AVDD33	C5, C11, C12, D5, D11, E3, E4	P	3.3 V	Analog 3.3 V power supply.
AGND	A1, A10, B2, B10, C3, C7, C9, C10, D4, D6, D10, E5, E6, E7, E8, E9, E10, F4, F5, F6, F7, F8, F9, F10, G3	P	0 V	Analog ground.
NA	H8			Not applied.
NC	A14, C14, D3, D13, E2, F2, F3			No connection. Must be open.

DO NOT COPY

2. PCI/CardBus Interface Description

This section provides a summary of the AR5414 PCI/CardBus interface. This interface is compatible with PCI 2.3 and PC Card 7.1 standards, and functions as the host interface for the AR5414, providing data and command transfer between the host software, the MAC, and the configuration registers. For details, refer to the PCI 2.3 and CardBus 7.1 standards specifications.

2.1 PCI/CardBus Registers

The PCI/CardBus configuration registers are used at system boot time for the host to detect the type of device present, and to perform low-level PCI/CardBus configuration, such as assigning a base address to the device. An external serial EEPROM provides configuration information for the device. At reset, some of the PCI/CardBus configuration registers are loaded from the off-chip serial

EEPROM, whereas others must be programmed by the host. Configuration, control, and status registers for the various functional blocks of the AR5414 are mapped to the memory space of the PCI/CardBus interface, and thus can be accessed by the host. The PCI configuration registers are provided in detail in “[PCI Configuration Space Registers](#)” on [page 75](#).

2.2 Signal Descriptions

The AR5414 PCI/CardBus interface pins are described in “[Pin Descriptions](#)” on [page 9](#). [Table 2-1](#) shows the interface pins grouped by functional types. One of these signals, PCI_MODE, is used to select either a PCI bus interface configuration or a CardBus interface configuration. As shown in [Table 2-1](#), all other signals are common to both a CardBus or standard PCI interface, with the exception of PCI_IDSEL which is used only for PCI applications.

Table 2-1. Types of Interface Signals

Signal Name	Signal Type	Use	I/O	Description
PCI_AD[31:0]	Address and data	Both	I/OL	PCI_AD[31:0] is a multiplexed address and data bus.
PCI_CBE[3:0]_L		Both	I/OH	PCI multiplexed bus command and byte enables. Active low. The AR5414 supports the following commands as bus manager and target device: 0110 = memory read 0111 = memory write 1100 = memory read multiple 1110 = memory read line 1111 = memory write and invalidate In addition, as target device the AR5414 also supports the configuration commands: 1010 = configuration read 1011 = configuration write
PCI_PAR		Both	I/OH	PCI parity.
PCI_RST_L		System	Both	IL
PCI_CLK	Both		IL	PCI bus clock.
PCI_CLKRUN_L	Both		IH	PCI bus clock run. Active low. Provides for starting and stopping the PCI clock. Refer to “ PCI Clkrun ” on page 19 .

Table 2-1. Types of Interface Signals (continued)

Signal Name	Signal Type	Use	I/O	Description
PCI_IDSEL	Interface control	PCI only	IL	PCI ID select. Not used by CardBus, external 10 K pull-up resistor required for CardBus application.
PCI_DEVSEL_L		Both	I/OH	PCI dev select. Active low.
PCI_FRAME_L		Both	I/OL	PCI frame. Active low.
PCI_IRDY_L		Both	I/OH	PCI initiator ready. Active low.
PCI_STOP_L		Both	I/OH	PCI stop. Active low.
PCI_TRDY_L		Both	I/OH	PCI target ready. Active low.
PCI_GNT_L	Arbitration	Both	IH	PCI grant. Active low.
PCI_REQ_L		Both	OH	PCI request. Active low.
PCI_INT_L	Interrupt	Both	OH	PCI interrupt. Active low.
PCI_SERR_L	Error reporting	Both	I/OH	PCI system error. Active low.
PCI_PERR_L		Both	I/OH	PCI parity error. Active low.
PCI_PME_L/CSTSCHG	Event notification	Both	OH	PCI - power management event. Active low. CardBus - CSTSCHG. Active high
PCI_MODE				AR5414

2.3 Host Interface Unit Interrupts

The MAC provides per-QCU Tx interrupts. This means that each QCU generates the following four interrupts:

- TXOK — A frame was sent successfully
- TXERR — A frame could not be sent successfully (retry limit reached, etc.)
- TXDESC — A frame was sent (successfully or not) and the InterReq bit in the frame's Tx descriptor was set
- TXEOL — The QCU has reached the physical end of the Tx descriptor list (generated only by reaching a descriptor with a NULL LinkPtr; not generated just because the VEOL bit in the Tx descriptor was set)

With 10 QCUs, this leads to 40 Tx-related interrupts. Because the maximum size of an atomic register read is 32 bits, the MAC provides hardware support for simulating an atomic read of an interrupt status register (ISR) that is more than 32 bits wide.

To do so, the MAC provides several ISRs: a single primary ISR and several secondary ISRs. The primary ISR contains all of the bits except the Tx-related bits (TXOK, TXERR, TXDESC, TXEOL). The Tx-related bits are generated by logically ORing the corresponding QCU bits from the appropriate secondary ISR, after they are masked with the corresponding bits from the secondary interrupt mask register. Software can check the non-Tx-related interrupts and determine whether any Tx-related bits are set in the secondary ISRs with a single read of the primary ISR. In many cases, the software does not need to read the secondary ISRs; just knowing that some bits are set often is sufficient. The same logical ORing is used for several other ISR bits as well.

In addition, to make the read of all ISRs appear atomic, the MAC implements shadow copies of all the secondary ISRs. On the same cycle in which software reads the primary ISR, the MAC copies the contents of all secondary ISRs into the shadow registers. Software can then read the shadow copies of the secondary ISRs and receive a consistent view of the overall ISR state when the primary ISR was read, thereby simulating an atomic read of all ISRs.

The MAC provides two ways to access the primary and secondary ISRs:

- Write-one-to-clear access

When used, reads of the ISRs neither copy data to the shadow copies nor clear the ISR being read.

Software can write to both the primary ISR and to the secondary ISRs. For each such write, the ISR bits where the write data bit is a one are cleared. ISR bits where the write data is a zero are unaffected. A write of one to a logical bit OR to bits in a secondary ISR clears the secondary ISR bits from which the primary ISR bit is generated.

For example, a write of a one to the TXOK bit (bit 6) in the “[Primary Interrupt Status \(ISR_P\)](#)” on [page 99](#) will clear all 10 TXOK bits in “[Secondary Interrupt Status 0 \(ISR_S0\)](#)” on [page 101](#) (bits 9:0 of ISR_S0).

- Read-and-clear access.

When used, only the primary ISR may be read. Each read of the primary ISR triggers a copy into the shadow registers, as described above, and clears all primary and secondary ISR bits as well, all as a single atomic operation. Writes to the primary and secondary ISRs are ignored in this mode.

Software may intermix write-one-to-clear and read-and-clear ISR accesses. See “[Power Management Data \(CFG_PMDATA\)](#)” on [page 88](#) for more on the interrupt registers.

2.4 PCI Clkrun

The AR5414 supports the optional PCI clkrun capability, as described in the *PCI Mobile Design Guide, Version 1.1*. PCI_CLKRUN_L is a PCI interface signal that controls the state of the PCI clock as supplied by the PCI host. It is used by both the PCI host and the PCI device to signal that a PCI transaction is starting. This, in turn, forces the host to maintain the PCI clock if it is running, or start the PCI clock if is halted,

allowing either the PCI host or PCI device to start the PCI clock prior to each PCI transaction and stop the clock when the transaction is complete. The usage of PCI_CLKRUN_L is transparent to the AR5414 operation and can be enabled or disabled at any time. When enabled, the impact on system performance is negligible but power savings can be significant.

The PCI_CLKRUN_L signal is controlled by the CLKRUNEN field of the “[PCI Clock Domain Registers](#)” on [page 135](#). When cleared, PCI_CLKRUN_L is forced low and the AR5414 forces the PCI clock to run continuously. When set, the AR5414 asks the PCI clock to run only when a PCI transaction is pending and allows the system to halt PCI clock at other times.

The CLKRUN_ENABLE field, in word 0xF, bit 0 of the EEPROM (see [Table 3-3](#) on [page 24](#)) controls the initial value of CLKRUNEN following reset. If clear, CLKRUNEN clears following reset. If set, clkrun is enabled following reset, allowing the lowest possible power usage prior to initialization. While reset is asserted, PCI_CLKRUN_L is forced low.

2.5 UART

The UART appears as a second PCI function. The existing wireless MAC (WMAC) is PCI function 0 and maintains the same interface. The UART is PCI function 1, and includes a PCI configuration space separate from the WMAC.

The UART configuration space includes two base address registers (BARs):

- An IO space BAR (IOBAR) at offset 0x10 in the UART PCI configuration space. This IOBAR specifies an 8-byte IO space. All access to this space is directed to the UART module. The standard Windows COM driver expects makes use of available IO space to read/write the UART registers.
- A memory space BAR (MBAR) at offset 0x14 in the UART PCI configuration space. This MBAR specifies a 4096-byte (4 KB) memory space that provides access to the UART registers (shadowing the access available through the IOBAR) as well as to additional registers and buffers implemented in the logic shell around the UART.

“[UART Register Descriptions](#)” on [page 179](#) specifies registers that are available within the space mapped by the MBAR and IOBAR.

DO NOT COPY

3. Functional Description

3.1 Overview

The AR5414 consists of four major functional blocks: PCI/CardBus interface, MAC, digital PHY, and radio.

The IEEE 802.11 MAC functionality is partitioned between the host and the AR5414. IEEE 802.11 MAC data service is provided by the MAC of the AR5414, while the host software, with the aid of the AR5414 MAC, controls Tx and Rx queue processing.

The baseband digital processing functions are implemented by the digital PHY of the AR5414. The radio frequency (RF) and baseband analog processing are provided by the integrated radio. The physical layer (PHY) is partitioned between the baseband processor and the radio.

The configuration block, PLL, ADC, DAC, EEPROM interface, JTAG, antenna control, LED controls and GPIO complete the AR5414 functionality. See [Figure 3-1](#).




Figure 3-1. Functional Block Diagram of the AR5414

3.1.1 Configuration Block

The configuration block provides control, status, and configuration, for each major functional block. This block contains registers accessed by other blocks and by the host using the PCI/CardBus interface. See [“Register Descriptions”](#) on [page 75](#) for more information.

3.1.2 AR5414 Address MAP

Internal registers of the various functional blocks and the peripheral interface of the AR5414 are accessible with the host using the PCI/CardBus interface. These register locations are defined as offset addresses. The

host memory maps to the AR5414 address space by specifying the base address location in the PCI Base Address Register (see [“Base Address”](#) on [page 82](#).) The combination of the host base address and the offset address allows access to a particular internal register. [Table 3-1](#) and [Table 3-2](#) lists the offset addresses for the AR5414 internal registers and peripheral interface.

Table 3-1. AR5414 Function 0 Offset Addresses: WLAN

Offset Location	Usage	Description
0x0000–0x07FF	PCI/CardBus Interface and DRU registers	Control and status registers for the PCI CardBus Interface and DRU
0x0800–0x0FFF	QCU registers	Control and status registers for the QCU
0x1000–0x1FFF	DCU registers	Control and status registers for the DCU
0x4000–0x4FFF	PCI clock domain registers	Registers that remain active while in sleep mode
0x5000–0x50FF	CIS tuple	Card information structure (CIS) for PC Card operation. The CIS is loaded from the EEPROM
0x6000–0x6FFF	EEPROM access register	Memory locations of the EEPROM are mapped to this address range and allow access to the EEPROM
0x8000–0x87FF	PCU registers	Control and status registers for the PCU
0x8800–0x88FF	Key table	Contains the look-up table used for encryption and decryption

Table 3-2. AR5414 Function 1 Offset Addresses: PCI Serial Port

Offset Location	Usage	Description
0x000–0x01C	UART register	UART receive buffer register (RBR), transmit holding
0xC00–0xFFC	UART register	UART extended receive FIFO read access, word (U_ERF_POP4)

3.1.3 Operational Descriptions

The operations of the major functional blocks are described in the following sections:

- “Queue Control Unit (QCU)” on page 47
- “DCF Control Unit (DCU)” on page 51
- “Protocol Control Unit (PCU)” on page 55
- “Digital PHY Block” on page 63
- “Radio Description” on page 69

The following sections describe additional functionality of the AR5414:

- “Serial EEPROM Interface” on page 22
- “PLL” on page 26
- “Reset” on page 26
- “GPIO” on page 27
- “Antenna Controls (Switching)” on page 28

3.2 Serial EEPROM Interface

The AR5414 provides a serial interface for accessing an external I2C (two-wire) EEPROM, used for storing configuration information for the PCI/CardBus, application-specific and vendor-specific information.

At reset, some PCI/CardBus configuration registers are loaded from the EEPROM while others are initialized by AR5414 hardware, or programmed by the host. If the EPRM_EN_L pin is active upon power up, initialization values from the EEPROM are loaded to the PCI/CardBus configuration registers. If the EPRM_EN_L pin is inactive, the PCI/CardBus configuration registers contain the default values as listed in Table 3-3 on page 24.

To ensure the validity of EEPROM contents, a 16-bit word (EEPROM_MAGIC) at location 0x3D is checked. If the values do not match 0x5aa5, the contents of the EEPROM are ignored and the default values are loaded.

See “PCI Configuration Space Registers” on page 75 and “EEPROM Interface Registers” on page 147 for more information on the PCI/CardBus interface and EEPROM. See “External Serial EEPROM Interface Timing” on page 199 for EEPROM interface timing.

Because the EEPROM reads and writes transfer only 16 bits of data, the software must perform two read or write operations to transfer a full 32-bit double-word.

To perform an EEPROM read:

- Write the desired address into “EEPROM Address (E_ADDR)” on page 148.
- Write a '1' to bit [0] of “EEPROM Command (E_CMD)” on page 148.
- Poll “EEPROM Status (E_STS)” on page 149 until either E_READ_DONE or E_READ_ERR bit is set.

If the E_READ_DONE bit is set in E_STS, the read data is available in the “EEPROM Data (E_DATA)” on page 148.

If the E_READ_ERR bit is set, the read failed for one of four reasons:

- The EEPROM protection entry disallowed the read.
- A violation of the EEPROM interface protocol occurred while communicating with the EEPROM and, as a result, the read operation could not be completed.
- The E_SIZE field of the “EEPROM Configuration (E_CFG)” on page 149 is set to use the automatically determined EEPROM size, but the automatically determined EEPROM size is unknown (see EEPROMSIZE, bits [4:3], in “PCI Clock Domain Registers” on page 135).
- The address in the E_ADDR register is out of range for the selected EEPROM size.

To perform an EEPROM write:

- Write the desired address into “EEPROM Address (E_ADDR)” on page 148.
- Write the desired data into “EEPROM Data (E_DATA)” on page 148.
- Write a '1' to bit [1] of “EEPROM Command (E_CMD)” on page 148.
- Poll “EEPROM Status (E_STS)” on page 149 until either the E_WRITE_DONE or E_WRITE_ERR bit is set.

If the E_WRITE_DONE bit is set in E_STS, the write completed normally. If the E_WRITE_ERR bit is set, the read failed for one of three reasons:

- The EEPROM protection entry disallowed the write.
- A violation of the EEPROM interface protocol occurred while communicating with the EEPROM and, as a result, the write operation could not be completed.
- The E_SIZE field of the “EEPROM Configuration (E_CFG)” on page 149 is set to use the automatically determined EEPROM size, but the automatically determined EEPROM size is unknown (see EEPROMSIZE, bits [4:3], in “PCI Clock Domain Registers” on page 135).
- The address in the E_ADDR register is out of range for this EEPROM size.

NOTE: Some EEPROMs may require up to 15 ms to perform a write. The EEPROM logic is structured so that the E_WRITE_DONE bit in the E_STS register will not be asserted until the EEPROM signals that the write has completed.

- Software should expect a long delay between the initiation of an EEPROM write operation and its completion, as signalled by the E_WRITE_DONE bit in E_STS.
 - Once the E_STS register indicates that the write has completed, software may initiate another EEPROM operation (a read or write) immediately.
-

The EEPROM contents are divided into three sections:

- A 64-entry (128-byte) section that contains the initial values for various PCI configuration registers, as well as the EEPROM read/write protection key, described in the following section.
- A 128-entry (256-byte) section that contains the Card Information Structure (CIS).

Items such as the card’s MAC address, serial number, calibration information, and other vendor-specific data are expected to be stored in this section.

3.2.4 EEPROM PCI/CardBus Partition

The PCI configuration register values are shown in [Table 3-3](#).

The default is the value the register will assume if the EEPARM_EN_L pin is tied high to disable loading from the EEPROM at chip cold reset. If EEPARM_EN_L is asserted, values in the EEPROM will be loaded into the corresponding PCI/CardBus configuration registers.

The EEPROM_MAGIC value at address 0x3D acts as a sanity check for the EEPROM contents and the physical PCB connections between

AR5414 and the EEPROM. On exit from reset, the AR5414 EEPROM logic first will read the EEPROM_MAGIC entry. If the value of this entry is equal to 0x5aa5, then the EEPROM contents are assumed to be valid and the EEPROM logic will proceed to load the remainder of the EEPROM. If, however, the EEPROM_MAGIC value is not equal to 0x5aa5, then the EEPROM logic will assume that the EEPROM is either unprogrammed or corrupt. When this occurs, the EEPROM logic will cease reading from the EEPROM and will assume the default values as if the EEPARM_EN_L input to the AR5414 was de-asserted.

Table 3-3. EEPROM Address, Parameters, Corresponding Registers, Default Values

EEPROM Address	Parameters	Corresponding PCI/CardBus Register	Default
0x00	DEVICE_ID[15:0]	Device ID ^[1]	0xFF16
0x01	VENDOR_ID[15:0]	Vendor ID	0x168C
0x02	CLASS_CODE[23:8]	Class Code	0x0200
0x03	CLASS_CODE[7:0], REVISION_ID[7:0]	Class Code, Revision ID	0x0001
0x04	Reserved (bits 15 to 8), HD_TYPE[7:0]	Header Type	0x0000
0x05	CIS_PTR[15:0]	CIS Pointer	0x5001
0x06	CIS_PTR[31:16]	CIS Pointer	0x0000
0x07	SSYS_ID[15:0]	Subsystem ID	0x0000
0x08	SSYS_VEND_ID[15:0]	Subsystem Vendor ID	0x0000
0x09	MAX_LAT[7:0], MIN_GNT[7:0]	Max_Lat, MinGnt	0x0000
0x0A	INT_PIN[7:0], Reserved (bits 8 to 0)	Interrupt Pin, Reserved	0x0100
0x0B	Reserved	—	—
0x0C	PM_CAP[31:16]	CFG_PMCAP	0x0002
0x0D	Reserved (bits 15 to 2), PM_DATA_SCALE[1:0]	Reserved, CFG_PMCSR	0x0002
0x0E	PM_DATA_D0[7:0], PM_DATA_D3[7:0]	CFG_PMDATA, CFG_PMDATA	0x8003
0x0F	Reserved [15:12] COMPBUF_DISABLE[11], COMPBUF_QCU_NUM[10:7], RFSILENT_FORCE[6], SLEEP_CLK_SEL [5], RFSILENT_GPIO_SEL[2:0] (bits 4:2) ^[2] , RFSILENT_POLARITY[1], CLKRUN_ENABLE[0] ^[3]	—	0x0001
0x10-0x1C	Reserved	—	—
0x1D	MAC_ID[15:0]	—	N/A
0x1E	MAC_ID[31:16]	—	N/A
0x1F	MAC_ID[47:32]	—	N/A
0x20-0x3C	Reserved	—	—
0x3D	EEPROM_MAGIC[15:0]	—	N/A
0x3E	Reserved (bits 15 to 1), KEY_TABLE_RD_PROTECT	—	0x0000
0x3F	EEPROM_PROTECT[15:0]	—	0x0000

[1]Default values after chip reset, with no EEPROM attached, or where the EEPROM contents are not valid.

An attached EEPROM loads its value to the register.

[2]Refer to “RFSilent” on [page 30](#).

[3]Refer to “PCI Clkrun” on [page 29](#) for details on CLKRUN_ENABLE.

3.2.5 CIS Tuples Partition

EEPROM addresses 0x40-0xBF contain the card information structure (CIS) tuples that define various CardBus capabilities. They are read by the host at boot time to guide hardware initialization and driver selection. Tuple 0 starts at 0x40 and each tuple takes two addresses, with the even address containing bits 15:0 and the odd address containing bits 31:16.

Information of the tuples is loaded sequentially into the on-chip tuple memory (32-bit wide) after chip reset. (Refer to the “AR5414 Address MAP” on page 21).

3.2.6 EEPROM Read/Write Protection Mechanism

The EEPROM contains a 16-bit EEPROM_PROTECT value at address 63 (0x3F). This mask consists of eight 2-bit submasks. Each submask covers a portion of the overall 256/512/1024-entry EEPROM address space. (See Table 3-4).

- A submask can have four values that determine the access types permitted to the associated protection region:
 - 00: read and write access allowed
 - 01: write-only access allowed
 - 10: read-only access allowed
 - 11: no access allowed
- In general, bits [3:2] of EEPROM_PROTECT that control access to the EEPROM_PROTECT entry itself, are set to deny write access.
- Note that EEPROM_PROTECT is read automatically by the HW, and therefore, SW cannot override it, other than by rewriting the EEPROM itself to contain a different protection mask.
- Rewriting EEPROM_PROTECT requires either that bits [3:2] in EEPROM_PROTECT already be set to allow write access, or that the EPRM_EN_L pin of the AR5414 be de-asserted (high).
- In production use, the expected situation would be to write-protect the protection region that contained the protection mask EEPROM_PROTECT and to tie the EPRM_EN_L pin low (asserted) on the PCB. This prevents modifications to the protection mask by any means.

Table 3-4. EEPROM_PROTECT Mapping

EEPROM Entry (Word)	EEPROM_PROTECT bits	Contents
0 to 31	1:0	Configuration registers
32 to 63	3:2	Reserved EEPROM_PROTECT
64 to 127	5:4	CIS tuples 0–31
128 to 191	7:6	CIS tuples 32–63
192 to 255	9:8	OEM data
256 to 1023	11:10	OEM data
1024 to 2047	13:12	OEM data
2048 to 4095	15:14	OEM data
4096 to 32767	N/A	OEM data (no protection)

3.3 PLL

The AR5414 uses a 40 MHz crystal oscillator to generate REFCLK, which a PLL uses to create

other internal clocks. [Table 3-5](#) shows the various clock operating frequencies.

Table 3-5. Operating Frequency

Frequency	Functional Block
0–33 MHz	PCI clock domain registers (see “PCI Clock Domain Registers” on page 135).
22 MHz	Core operating frequency when operating in IEEE 802.11b mode.
44 MHz	Core operating frequency when operating in IEEE 802.11g mode.
80 MHz	Core operating frequency when operating in enhanced turbo mode.

When the PLLBYPASS pin is active (high) the REFCLK bypasses the PLL and directly uses it as the clock for test.

3.4 Reset

AR5414 reset is controlled by the host using the PCI_RST_L pin or using the [“Reset Control \(RC\)”](#) on [page 136](#). The reset caused by the PCI_RST_L signal is the cold reset, and the reset caused by setting the appropriate bits inside the RC register is the warm reset. The PCI/CardBus interface can be reset by the host writing to the RPCI bit inside the reset control register. This causes the PCI/CardBus interface to reset for 64 PCI clock cycles, after which the RPCI bit is automatically cleared. The RFRESET_L pin is set low when the PCI_RST_L pin is pulled low or when RBB is set, putting the baseband in warm reset.

- The function of each RC register bit is provided.
 - RMAC bit—Writing a '1' to this bit will put the MAC block in warm reset. The PCI/CardBus Interface and the baseband logic are unaffected.
 - RBB bit—Writing a '1' to this bit will put the baseband logic and AR5414 in warm reset. The MAC and PCI/CardBus Interface are unaffected.
 - RPCI bit—Writing a '1' to this bit will cause the logic to assert a warm reset to the PCI/CardBus Interface for 64 clocks, and then automatically remove the reset so that software can once again have access to the AR5414.

Reset of the PCI/CardBus Interface affects all PCI/CardBus Interface logic, except the [“PCI Configuration Space Registers”](#) on [page 75](#). The PCI configuration registers are

not reset, and the EEPROM data is not reloaded. Only a true cold reset, that is, an assertion of the PCI_RST_L pin (see [Table 1-1](#) on [page 11](#)), affects the PCI configuration registers and causes a load from the EEPROM.

- The recommended practice for AR5414 is to reset both the PCI/CardBus Interface and the MAC at the same time.
- Software must adhere to the restrictions described below to ensure reliable reset operation.

When the RC register is written, no other AR5414 register accesses may be active. Because AR5414 posts register writes, if software cannot guarantee that all earlier register writes are complete, then software must read any direct memory access (DMA) register to ensure that all pending register writes are complete, such as the register [“Receive Queue Descriptor Pointer \(RXDP\)”](#) on [page 90](#). Only after a DMA register read completes may software write to the RC register.

After writing the new value to the RC register, software must read (poll) the RC register until its value matches the value just written. Normally this will take less than a millisecond, but can take up to 2 milliseconds. Note that when polling RC, the RPCI bit always will read back as zero, even if the write to RC sets the RPCI bit. This occurs because the hardware automatically clears this bit when the PCI/CardBus Interface reset completes.

Recommended flow to bring the MAC into warm reset:

1. If active register writes are possible, use “Receive Queue Descriptor Pointer (RXDP)” on page 90 to flush any pending register writes.
2. Set the RMAC and RPCI bits in the “Reset Control (RC)” on page 136 (write a value of 0x11). If the baseband is to be reset as well (the typical case), then a value of 0x13 must be written to RC instead.
3. Delay for at least 10 ms to allow the reset of the PCI/CardBus Interface to complete.
4. Poll RC until its value is 0x1 (or 0x3, as appropriate). Note again that the expected value for RC has the RPCI bit as zero.

The MAC (and baseband if its bit was set) is now in warm reset.

Recommended flow to take the MAC out of warm reset:

1. Write a value of 0x0 to RC.
2. Poll RC until its value is 0x0.

The MAC and baseband are now ready for use.

3.5 GPIO

The AR5414 provides six bi-directional GPIO ports. Each GPIO can be configured as input or output using the GPIO control register (see “GPIO Control (GPIOCR)” on page 140).

Information presented at GPIO inputs can be read from the GPIO data input register (see “GPIO Data Input (GPIODI)” on page 142). GPIO outputs are driven from the GPIO data output register (see “GPIO Data Output (GPIODO)” on page 141).

3.6 LED

Two output pins provide LED control: LED_0 indicates the power supply status or network activity, and LED_1 indicates network event status. The PCI clock domain register provides LED output control (see “PCI Clock Domain Registers” on page 135).

Table 3-6 depicts the functionality that can be achieved by the LED_0 and LED_1 outputs with the control of software.

NOTE: In the table, a setting X indicates that the setting does not affect any changes.

Table 3-6. LED Functionality

LEDCTL[1:0]	Description	LED_0	LED_1
XX	Power save mode (default from power up or reset)	Slow-rate blink	OFF
00	Awake from power save mode, can indicate power is applied. The hardware automatically enter this state after exit from power save mode before any other activity. Changes from power save mode to this state might not be visible on the LEDs if the software assumes control of the LED blinking by writing to the LEDCTL bits.	ON	OFF
01	Looking for network association	Alternate blink LED_0/LED_1	Alternate blink LED_0/LED_1
10	Associated or joined with network; no activity LEDSLOW=0	Slow-rate blink	Slow-rate blink
10	Associated or joined with network; activity increases blink rate LEDMODE[2:0] =000, blink LEDs proportional to the count of Tx bytes and those Rx bytes that pass the Rx filter (default from power up or reset) LEDMODE[2:0] =001, blink rate proportional to bytes/second on network activity over the air LEDMODE[2:0] =010, blink LED_0 for each Tx byte and LED_1 for each Rx byte Blink rate controls by LEDBLINK[2:0]	blink	blink
XX	Power off or PCI/CardBus slot disabled	OFF	OFF

3.7 Antenna Controls (Switching)

The PCU selects the antenna to use to transmit or receive. Its algorithm supports two schemes:

- Dual omni-directional antenna (AP or STA)
- Up to 14 sectored and 1 omni antenna (AP)

The omni AP, omni STA, and sectored AP modes are globally controlled by the antenna control fields listed in [Table 3-7](#). Placing the device into a particular mode consists of setting the four fields to the values listed in [Table 3-8](#).

Table 3-7. Antenna Control Registers

Field	Bit Size	Description
DEFANT (See “Default Antenna (DEF_ANTENNA)” on page 161 .)	4	While listening for a frame sequence start, DEFANT selects Rx antenna 1 or 2. During transmit, DEFANT selects the Tx antenna when USE_DEFANT is set (see “STA Address 1 (STA_ID1)” on page 152).
USE_DEFANT (See “STA Address 1 (STA_ID1)” on page 152 .)	1	When AntModeXmit in the Tx descriptor is 0: 0 = Use LAST_TX_ANT in the key cache. 1 = Use the LSB of DEF_ANTENNA.
DEFANT_UPDATE (See “STA Address 1 (STA_ID1)” on page 152 .)	1	0 = Do not update the DEF_ANTENNA after each Tx frame. 1 = Update the DEF_ANTENNA after each Tx frame.
RTS_USE_DEF (See “STA Address 1 (STA_ID1)” on page 152 .)	1	0 = Transmit RTS on the antenna selected by the descriptor. 1 = Transmit RTS on the DEF_ANTENNA.

The “DMA Tx Descriptor, Words 2, 3, 4 and 5,” on [page 33](#) controls the per-packet Tx antenna, which is always set to zero for these bits to take effect and use DEFANT for transmit. DEFANT always conducts listening and transmits ACK. After transmitting a directed frame, antenna selection locks to the Tx antenna to receive the responding ACK so the entire frame exchange takes place under the same antenna. CTS is always received on the same antenna as the data frame following it.

3.7.7 Omni AP Mode

In omni AP mode, the last Tx antenna for the destination STA is selected (held in the key cache) and toggles every other Tx failure. This antenna listens for CTS or ACK. DEFANT controls the antenna used to listen for the start of a frame sequence from a STA. The AP SW

writes to the DEFANT to change this selection. See [Table 3-8](#) for mode configuration.

3.7.8 Omni STA Modes

The omni STA modes are similar to omni AP mode, but they record the last Tx antenna in DEF_ANTENNA. Omni STA Mode II uses the default antenna register to store the Rx antenna and keycache to store the Tx antenna, allowing HW fast transmit switching while SW determines the receive end. RTS transmits on the same antenna used by the associated data frame. See [Table 3-8](#) for mode configuration.

3.7.9 Sectored AP Mode

In sectored AP mode, SW sets AntModeXmit in the Tx descriptor to select a Tx antenna. The omni antenna listens and transmits RTS. See [Table 3-8](#) for mode configuration.

Table 3-8. Mode Configuration

Fields	Omni AP	Omni STA	Omni STA II	Sectored AP	Sectored STA
AntModeXmit	0000	0000	0000	0001-1110	0001-1110
USE_DEFANT	0	1	0	0	1
DEFANT	0001 or 0010	0001/0010	0001/0010	0001/0010	0001-1110
DEFANT_UPDATE	0	1	0	0	0
RTS_USE_DEF	0	1	0	1	1

3.7.10 Switching

The switch table (see [Table 3-9](#)) contains 11 entries, each 6 bits wide, and is indexed by:

- The antenna selected by the MAC.
- The state of the transceiver (idle, receive, or transmit).
- Controls for two Rx attenuation.

When fast-receive antenna diversity is enabled, the baseband will temporarily override the antenna selected by the MAC once a packet has been detected.

[Table 3-9](#) also shows location of the registers.

Table 3-9. Switch Table

Chip State	Ant Select	1 st Rx Atten	2 nd Rx Atten	Register Location (address and bits)	Register Name
idle	—	—	—	0x9910, bits [9:4]	BB_ANTENNA_CONTROL
Tx	1	—	—	0x9960, bits [5:0]	BB_SWITCH_TABLE1
Rx	1	no	no	0x9960, bits [11:6]	
Rx	1	yes	no	0x9960, bits [17:12]	
Rx	1	no	yes	0x9960, bits [23:18] (unused)	
Rx	1	yes	yes	0x9960, bits [29:24]	
Tx	2	—	—	0x9964, bits [5:0]	
Rx	2	no	no	0x9964, bits [11:6]	
Rx	2	yes	no	0x9964, bits [17:12]	
Rx	2	no	yes	0x9964, bits [23:18] (unused)	
Rx	2	yes	yes	0x9964, bits [29:24]	

Each 6-bit register controls the following AR5414 outputs:

- Internal Rx LNA
- ANTD
- ANTC
- ANTB
- ANTA

The most significant bit of the register controls the internal Tx LNA. The least significant bit of the register is ANTA. ANTD, ANTC, ANTB, and ANTA are general purpose outputs that can be used to control antenna selection and external LNA, for example. The actual signals used are application-specific (refer to the *AR5002 Reference Design Schematics*, *AR5002 Manufacturing Library Reference*, and the *AR5004 Sample Manufacturing Test Flow* for implementation and configuration of the antenna control signals).

In the 2.4 GHz band, two external attenuations are supported. As the received signal strength increases, the first Rx attenuation will be

enabled. As the strength of the Rx signals increases even more, the second Rx attenuation will be enabled.

Reset will cause the AR5414 to enter the idle state. Bits [9:4] of BB_ANTENNA_CONTROL are reset to all zeros, and will be applied to the six outputs of the switch table.

Register BB_ANTENNA_CONTROL contains bits other than [9:4]. Therefore, unless the other bits are known from initialization, it is recommended that bits [9:4] be altered with a read-modify-write cycle.

3.8 RFSilent

The RFSilent support enables a GPIO pin to force the radio frequency (RF) logic to halt transmission immediately and enter a reset condition. Two values in the EEPROM control which GPIO pin is used and select the polarity of the input.

The RFSILENT_GPIO_SEL[2:0] field in word 0xF, bits 2 to 4, of the EEPROM determines which of the GPIO pins will be used as the RFSilent input. Values from 0-5 are valid, corresponding to GPIO pins 0-5, respectively.

Note that in addition to specifying the GPIO pin number in the RFSILENT_GPIO_SEL value, software also must configure the selected GPIO pin as an input by setting the appropriate driver control bits of the GPIO control register (GPIOCR) such that the RFSilent pin is configured as an input.

The RFSILENT_POLARITY field in word 0xF, bit 1, of the EEPROM determines whether the RF logic is forced into reset when the selected GPIO pin is at a high voltage or a low voltage.

Setting RFSILENT_POLARITY to zero means that the RF logic will be forced into reset when the GPIO pin selected by the field RFSILENT_GPIO_SEL is at a low voltage.

Setting RFSILENT_POLARITY to one means that the RF logic will be forced into reset when the GPIO pin selected by the field RFSILENT_GPIO_SEL is at a high voltage.

4. Medium Access Control (MAC)

The MAC consists of the following major functional blocks: 10 queue control units (QCU), 10 distributed coordination function (DCF) control units (DCU), a single DMA receive unit (DRU), and a single protocol control unit (PCU). See [Figure 4-1](#).

Functionality of the MAC block includes:

- Tx frame data transfer from the host to the AR5414 using the PCI bus.
- Rx frame data transfer from the AR5414 to the host using the PCI bus.
- Register access to all AR5414 registers.
- Interrupt generation and reporting.
- Sleep mode (power-down) sequencing.
- Miscellaneous error and status reporting functions.




Figure 4-1. MAC Block Diagram

4.1 Overview

The MAC block supports full bus-mastering descriptor-based scatter/gather DMA.

Frame transmission begins with the QCU. QCU manages the DMA of frame data from the host through the PCI/CardBus Interface, and determine when a frame is available for transmission (see “[Queue Control Unit \(QCU\)](#)” on [page 47](#)).

Each QCU targets exactly one DCU. Ready frames are passed from a QCU to its targeted DCU. The DCU manages the enhanced distributed coordination function (EDCF) channel access procedure on behalf of the QCU associated with it.

Once the DCU gains access to the channel, it passes the frame to the PCU, which encrypts

the frame and sends it to the baseband logic.

The PCU handles both processing responses to the transmitted frame, and reporting the transmission attempt results to the DCU.

Frame reception begins in the PCU, which receives the incoming frame bitstream from the digital PHY. The PCU decrypts the frame and passes it to the DRU, which manages Rx descriptors and writes the incoming frame data and status to the host memory through the PCI/CardBus Interface.

4.2 Descriptor

The MAC is responsible for transferring frames between the host memory (accessed using the PCI/CardBus interface) and the AR5414. For all normal frame send/receive activity, the host provides a series of descriptors to the MAC, and the MAC then parses the descriptors and performs the required set of data transfers.

See “Descriptor Usage” on page 42 for detailed information on descriptor usage and processing.

4.3 Descriptor Format

The transmit descriptor format is composed of eight 32-bit words and the receive descriptor is composed of six, 32-bit words, shown in

[Table 4-1](#). The first two words of the descriptor point to the next descriptor in the linked list, and to the data buffer associated with the descriptor. The next two or four words carry additional control information that affects how the MAC processes the frame and its data. The final two words are used by the MAC to report status information back to the host.

[Table 4-2](#) and [Table 4-3](#) provide Tx and Rx descriptor control information, respectively. [Table 4-5](#) and [Table 4-4](#) provide descriptions of the status information for the Tx and Rx descriptors, respectively. A descriptor is required to be aligned on a 32-bit boundary in host memory, although best performance is achieved if the descriptor is aligned on a cache-line boundary.

Table 4-1. DMA Descriptor Format

Word	Bits	Field Name	Description
0	31–0	LinkPtr	Link pointer. Contains the address of the next descriptor to be used. Must be 32-bit aligned (bits 1–0 must be 0).
1	31–0	BufPtr	Data buffer pointer. Contains the starting address of the data buffer associated with this descriptor. A Tx data buffer can begin at any byte address. A Rx data buffer must be aligned on a 32-bit boundary in host memory, although best performance is achieved if the Rx data buffer is cache-line aligned. (Cache-line size varies from system to system.)
2–5 (transmit) 2–3 (receive)	31–0	Host-to-DMA engine control information	Additional control information is passed from host to DMA engine. The format of these words varies depending on whether the descriptor is being used to transmit a frame from host to PCU, or Rx a frame from PCU to host. (See Table 4-2 on page 33, and Table 4-3 on page 37 for details.)
6, 7 (transmit) 4–5 (receive)	31–0	DMA completion status information	Status information reported by the DMA engine when it has finished processing a descriptor. As with the control information, the format of the status information differs between Tx and Rx descriptors. (See Table 4-5 on page 40, and Table 4-4 on page 37 for details.)

Table 4-2. DMA Tx Descriptor, Words 2, 3, 4 and 5

Word	Bits	Field Name	Description
2	11–0	FrameLen	<p>Frame length.</p> <p>Specifies the length, in bytes, of the entire MAC frame, including the frame check sequence (FCS), initialization vector (IV), and integrity check value (ICV) fields.</p> <p>This field must appear in the descriptor for the first segment of a frame, and is ignored for all following descriptors of that frame.</p>
	15–12	Reserved	Reserved for future use.
	21–16	TPC	<p>Transmit power control.</p> <p>These bits are passed unchanged to the baseband, where they are used to control the transmit power for the frame.</p>
	22	RTSEn	<p>Request to send (RTS) enable.</p> <p>If set, the PCU transmits the frame using the RTS/CTS protocol.</p> <p>If clear, the PCU transmits the frame using the contention/backoff protocol.</p> <p>At most, one of the RTSEn and CTSEn bits may be set; it is illegal to set both.</p>
	23	VEOL	<p>Virtual end-of-list flag.</p> <p>When set, indicates that the QCU should stop processing frames. See “End of Queue/End of List Detection” on page 49 for more details.</p> <p>This field must appear in the final descriptor of a frame and must be clear for all other descriptors of the frame.</p>
	24	ClearDestMask	<p>Clear destination mask bit flag.</p> <p>1 = Clear the Tx filter bit “Transmit Filter Data (D_TXBLK_DATA)” on page 132 at the index specified by the EncryptKeyId field (see “DestIdx”)</p> <p>0 = Not to clear Tx mask bit</p> <p>This field must appear in the descriptor for the first segment of a frame, and is ignored for all following descriptors of that frame.</p>
28–25	TxAntMode	<p>Transmit antenna selection mode:</p> <p>0000 = Auto</p> <p>0001 = Omni 0</p> <p>0010 = Omni 1/Sector 0</p> <p>0011 = Sector 1</p> <p>0100 = Sector 2</p> <p>0101 = Sector 3</p> <p>0110 = Sector 4</p> <p>0111 = Sector 5</p> <p>1000 = Sector 6</p> <p>1001 = Sector 7</p> <p>1010 = Sector 8</p> <p>1011 = Sector 9</p> <p>1100 = Sector 10</p> <p>1101 = Sector 11</p> <p>1110 = Sector 12</p> <p>1111 = Invert current antenna</p> <p>This field must appear in the descriptor for the first segment of a frame, and is ignored for all following descriptors of that frame.</p>	

Table 4-2. DMA Tx Descriptor, Words 2, 3, 4 and 5 (continued)

Word	Bits	Field Name	Description
2	29	InterReq	Interrupt request flag. 0 = Do not generate an InterReq interrupt at the completion of this frame. 1 = Generate an InterReq interrupt at the completion of this frame. This field must be valid and identical for all descriptors of the frame. That is, all descriptors for the frame must have this flag set, or all descriptors for the frame must have this flag clear.
	30	DestIdxValid	Destination index valid flag. Specifies whether the contents of the DestIdx field are valid. 0 = Do not filter frame based on encrypt key. 1 = Filter frame based on encrypt key. This field must appear in the descriptor for the first segment of a frame, and is ignored for all following descriptors of that frame.
	31	CTSEn	Proceed frame with CTS flag. If set, the PCU first sends a CTS before sending the frame described by the descriptor. Used for 802.11g to quiet legacy stations before sending a frame the legacy stations cannot interpret. At most, one of the RTSEn and CTSEn bits may be set; it is illegal to set both bits.
3	11–0	BufLen	Data buffer length. Specifies the length, in bytes, of the data buffer associated with this descriptor. This field must be valid for all descriptors.
	12	More	More descriptors in this frame flag. This field must be valid for all descriptors. 1 = The current frame is continued in the next descriptor. 0 = No more descriptors for the current frame.
	19–13	DestIdx	Destination table index. Specifies an index to an on-chip table of encryption keys, location of the Tx, address, and key. This field must appear in the descriptor for the first frame segment, and is ignored for all following descriptors of that frame.
	23–20	FrmType	Frame type indication. Indicates to the PCU what type of frame is being sent. Supported values: 000 = Normal frame. 001 = Announcement traffic indication message (ATIM) frame. 010 = PS poll frame. 011 = Beacon. 100 = Probe response frame. 101–111 = Reserved. This field must appear in the descriptor for the first segment of a frame, and is ignored for all following descriptors of that frame.
	24	NoAck	No ACK flag. 1 = Do not wait for ACK. This field must appear in the descriptor for the first segment of a frame, and is ignored for all following descriptors of that frame.
	31	RES	Reserved.

Table 4-2. DMA Tx Descriptor, Words 2, 3, 4 and 5 (continued)

Word	Bits	Field Name	Description
4	14–0	RTSCTSDur	RTS/CTS duration value. Specifies the contents of the Duration field in the MAC header for RTS and CTS frames. The MAC inserts this value into the Duration field of the RTS generated if the RTSEn flag is set, or into the Duration field of the CTS generated if the CTSEn flag is set.
	15	DurUpdateEn	Frame duration update control. If set, the MAC updates (overwrites) the Duration field in the frame based on the current transmit rate. If clear, the MAC does not alter the contents of the frame's Duration field. Note that the MAC changes only the frame's Duration field. It does not alter the Duration field in the RTS/CTS that precedes the frame itself if RTSEn or CTSEn is set. The Rate to Duration table must be filled with valid values when this bit is set.
	19–16	TXDataTries0	Number of frame data exchange attempts permitted for transmission series 0. A "frame data exchange attempt" means a transmission attempt in which the actual frame is sent on the air (in contrast to the case in which the frame has RTS enabled and the RTS fails to receive a CTS). In this case, the actual frame is not sent on the air, so this does not count as a frame data exchange attempt. A value of zero is illegal for the TXDataTries0 field.
	23–20	TXDataTries1	Number of frame data exchange attempts permitted for transmission series 1. A value of zero means skip this transmission series.
	27–24	TXDataTries2	Number of frame data exchange attempts permitted for transmission series 2. A value of zero means skip this transmission series.
	31–28	TXDataTries3	Number of frame data exchange attempts permitted for transmission series 3. A value of zero means skip this transmission series.

Table 4-2. DMA Tx Descriptor, Words 2, 3, 4 and 5 (continued)

Word	Bits	Field Name	Description																																													
5	4-0	TXRate0	Transmit rate for transmission series 0. Specifies the rate at which the frame should be transmitted:																																													
			<table border="1"> <thead> <tr> <th>MAC Rate Encoding</th> <th>Protocol</th> <th>Link Rate (Mbps)^[1]</th> </tr> </thead> <tbody> <tr> <td>0x0b</td> <td rowspan="8">802.11g (OFDM)</td> <td>6</td> </tr> <tr> <td>0x0f</td> <td>9</td> </tr> <tr> <td>0x0a</td> <td>12</td> </tr> <tr> <td>0x0e</td> <td>18</td> </tr> <tr> <td>0x09</td> <td>24</td> </tr> <tr> <td>0x0d</td> <td>36</td> </tr> <tr> <td>0x08</td> <td>48</td> </tr> <tr> <td>0x0c</td> <td>54</td> </tr> <tr> <td>0x1b</td> <td rowspan="6">802.11b (CCK)</td> <td>1 L^[2]</td> </tr> <tr> <td>0x1a</td> <td>2 L</td> </tr> <tr> <td>0x1e</td> <td>2 S</td> </tr> <tr> <td>0x19</td> <td>5.5 L</td> </tr> <tr> <td>0x1d</td> <td>5.5 S</td> </tr> <tr> <td>0x18</td> <td>11 L</td> </tr> <tr> <td>0x1c</td> <td>11 S</td> </tr> <tr> <td>0x03</td> <td rowspan="4">Reserved</td> <td rowspan="4">Reserved</td> </tr> <tr> <td>0x07</td> </tr> <tr> <td>0x02</td> </tr> <tr> <td>0x06</td> </tr> <tr> <td>0x01</td> <td rowspan="2">Reserved</td> <td rowspan="2">Reserved</td> </tr> <tr> <td>0x00, 0x04, 0x05, 0x010-0x17, 0x1f</td> </tr> </tbody> </table>	MAC Rate Encoding	Protocol	Link Rate (Mbps) ^[1]	0x0b	802.11g (OFDM)	6	0x0f	9	0x0a	12	0x0e	18	0x09	24	0x0d	36	0x08	48	0x0c	54	0x1b	802.11b (CCK)	1 L ^[2]	0x1a	2 L	0x1e	2 S	0x19	5.5 L	0x1d	5.5 S	0x18	11 L	0x1c	11 S	0x03	Reserved	Reserved	0x07	0x02	0x06	0x01	Reserved	Reserved	0x00, 0x04, 0x05, 0x010-0x17, 0x1f
			MAC Rate Encoding	Protocol	Link Rate (Mbps) ^[1]																																											
			0x0b	802.11g (OFDM)	6																																											
			0x0f		9																																											
			0x0a		12																																											
			0x0e		18																																											
			0x09		24																																											
			0x0d		36																																											
			0x08		48																																											
			0x0c		54																																											
			0x1b	802.11b (CCK)	1 L ^[2]																																											
			0x1a		2 L																																											
			0x1e		2 S																																											
			0x19		5.5 L																																											
			0x1d		5.5 S																																											
			0x18		11 L																																											
			0x1c	11 S																																												
			0x03	Reserved	Reserved																																											
			0x07																																													
0x02																																																
0x06																																																
0x01	Reserved	Reserved																																														
0x00, 0x04, 0x05, 0x010-0x17, 0x1f																																																
9-5	TXRate1	Transmit rate for transmission series 1. See TxRate0 "Description" for transmission rate.																																														
14-10	TXRate2	Transmit rate for transmission series 2. See TxRate0 "Description" for transmission rate.																																														
19-15	TXRate3	Transmit rate for transmission series 3. See TxRate0 "Description" for transmission rate.																																														
24-20	RTSCTSRate	Specifies the rate at which the RTS will be sent if RTSEn is set, or at which the CTS will be sent if CTSEn is set.																																														
31-25	RES	Reserved for future use. Must be set to zero.																																														

[1] Rates are specified assuming non-turbo mode. When in turbo mode (for those protocols that support turbo mode), the link rate is double that listed in this table.

[2] L = with long preamble; S = with short preamble.

The DMA Rx logic (the DRU block) manages Rx descriptors and transfers the incoming frame data and status to the host through the

PCI/CardBus Interface.

The Rx descriptor format for words 2 and 3 is described in [Table 4-3](#).

Table 4-3. DMA Rx descriptor, Words 2 and 3

Word	Bits	Field Name	Description
2	31–0	Reserved	Word 2 is not used. Must be set to zero.
3	11–0	BufLen	Data buffer length. Specifies the length, in bytes, of the data buffer associated with this descriptor. Receive data buffers must have a length that is an integral multiple of four bytes. The maximum size of the buffer is 4095 bytes.
	12	Reserved	Reserved for future use. Must be set to zero.
	13	InterReq	Interrupt request flag. Indicates whether the DMA engine should generate an interrupt after reception of the frame is completed. 1 = Generate an InterReq interrupt at the completion of this frame. 0 = Do not generate an InterReq interrupt at the completion of this frame.
	31–14	Reserved	Reserved for future use. Must be set to zero.

The Rx descriptor format for words 4 and 5 is described in [Table 4-4](#).

Table 4-4. DMA Rx descriptor Completion Status Format Words 4 and 5

Word	Bits	Field Name	Description
4	11–0	DataLen	Received data length. Specifies the length, in bytes, of the data actually received into the data buffer associated with this descriptor. Valid for all descriptors.
	12	More	More descriptors in this frame flag. 1 = The current frame is continued in the next descriptor. 0 = No more descriptors for the current frame. Valid for all descriptors.
	19–15	RxRate	Reception rate indication. Indicates that rate at which this frame was transmitted from the source. Encoding matches those used for the “XmitRate” field in Table 4-2 on page 33 . Valid only for the final descriptor of a frame, and only if the FrmRcvOK flag is set, or if the FrmRcvOK flag is clear and the PHYErr flag is clear.
	27–20	RcvSigStrength	Receive signal strength indication. The value of this field indicates the signal strength observed while the frame was being received. Valid only for the final descriptor of a frame, and only if the FrmRcvOK flag is set.

Table 4-4. DMA Rx descriptor Completion Status Format Words 4 and 5 (continued)

Word	Bits	Field Name	Description
4	31–28	RcvAntenna	<p>Receive antenna indication.</p> <p>This value indicates what antenna the packet was received on.</p> <p>Possible values are:</p> <p>0000 = Auto</p> <p>0001 = Omni 0</p> <p>0010 = Omni 1/Sector 0</p> <p>0011 = Sector 1</p> <p>0100 = Sector 2</p> <p>0101 = Sector 3</p> <p>0110 = Sector 4</p> <p>0111 = Sector 5</p> <p>1000 = Sector 6</p> <p>1001 = Sector 7</p> <p>1010 = Sector 8</p> <p>1011 = Sector 9</p> <p>1100 = Sector 10</p> <p>1101 = Sector 11</p> <p>1110 = Sector 12</p> <p>Valid only for the final descriptor of a frame, regardless of the state of the FrmRcvOK flag.</p>
5	0	Done	<p>Descriptor completion flag.</p> <p>1 = The MAC has finished processing the descriptor and has updated the status information.</p> <p>0 = The MAC has not finished processing the descriptor.</p> <p>Valid only for the final descriptor of a frame.</p>
	1	FrRxOK	<p>Frame reception success flag.</p> <p>1 = Frame received successfully.</p> <p>0 = An error occurred during frame reception.</p> <p>Valid only for the final descriptor of a frame.</p>
	2	CRCErr	<p>Cyclic redundancy code (CRC) error flag.</p> <p>1 = Reception of frame failed because of an incorrect CRC value.</p> <p>0 = Frame received without a CRC error.</p> <p>Valid only for the final descriptor of a frame, and only if the FrmRcvOK flag is clear.</p>
	3	DecryptCRCErr	<p>Decryption CRC failure flag.</p> <p>1 = Decrypt CRC failed.</p> <p>0 = No decrypt CRC error.</p> <p>Valid only for the final descriptor of a frame, and only if the FrmRcvOK flag is clear.</p>

Table 4-4. DMA Rx descriptor Completion Status Format Words 4 and 5 (continued)

Word	Bits	Field Name	Description
5	4	PHYErr	<p>PHY error flags.</p> <p>If not equal to zero, then reception of the frame failed because the PHY encountered an error.</p> <p>PHY errors include:</p> <p>00000 =ERROR TRANSMIT_UNDERRUN 00100 =ERROR PANIC 00101 =ERROR RADAR_DETECT 00110 =ERROR ABORT 00111 =ERROR TX_INTERRRUPT_RX 10001 =ERROR OFDM TIMING 10010 =ERROR OFDM SIGNAL_PARITY 10011 =ERROR OFDM RATE_ILLEGAL 10100 =ERROR OFDM LENGTH_ILLEGAL 10101 =ERROR OFDM POWER_DROP 10110 =ERROR OFDM SERVICE 10111 =ERROR OFDM RESTART 11001 =ERROR CCK TIMING 11010 =ERROR CCK HEADER_CRC 11011 =ERROR CCK RATE_ILLEGAL 11110 =ERROR CCK SERVICE 11111 =ERROR CCK RESTART</p> <p>Valid only for the final descriptor of a frame, and only if the FrmRcvOK flag is clear.</p>
5		MichaelErr	<p>Michael integrity check error flag.</p> <p>If set, then the frame's "Michael" integrity check value did not verify correctly. Valid only when all of the following are true:</p> <ul style="list-style-type: none"> ■ The descriptor is the final one of the frame ■ The FrRxOK bit is clear ■ The frame was encrypted using TKIP ■ The frame is not a fragment <p>Michael error will only be set if DecryptCRCErr is not set.</p>
7-6		RES	Reserved for future use. Must be set to zero.
8		KeyIdxValid or PHYErrCode[0] (lower)	<p>If the FrRxOK bit is set, then this field contains the decryption key table index valid flag. If set, indicates that the PCU successfully located the frame's source address in its on-chip key table and that the KeyIdx field reflects the table index at which the destination address was found. If clear, indicates that the PCU failed to locate the destination address in the key table and that the contents of KeyIdx field are undefined.</p> <p>If the FrRxOK bit is clear and the PHYErr bit is set, then this field contains bit [0] of the PHY error code. In both cases, this field is valid only for the final descriptor of a frame.</p>
15-9		KeyIdx or PHYErrCode[4:1] (upper)	<ul style="list-style-type: none"> ■ If the FrRxOK bit is set, then this field contains the decryption key table index valid flag. If set, indicates that the PCU successfully located the frame's source address in its on-chip key table and that the KeyIdx field reflects the table index at which the destination address was found. If clear, indicates that the PCU failed to locate the destination address in the key table and that the contents of KeyIdx field are undefined. ■ If the FrRxOK bit is clear and the PHYErr bit is set, then this field contains bits [4:1] of the PHY error code, the upper three bits are zero. In both cases, this field is valid only for the final descriptor of a frame.

Table 4-4. DMA Rx descriptor Completion Status Format Words 4 and 5 (continued)

Word	Bits	Field Name	Description
5	30–16	RxTimestamp	A snapshot of bits 14:0 of the TSF_L32 register. Valid only for the final descriptor of a frame.
	31	KeyCacheMiss	Key cache miss indication. If set, shared key zero was indicated in the Rx frame but the source address was not in the key cache. Shared key zero was used instead. Valid only for the final descriptor of a frame, and only if the FrmRcvOK flag is clear.

Table 4-5 and Table 4-6 describe the completion status of the Tx and Rx descriptors.

Table 4-5. DMA Tx descriptor Completion Status Formats Words 6, and 7

Word	Bits	Field Name	Description
6	0	FrTxOK	Frame transmission success flag. If set, the frame was transmitted successfully. If clear, an error occurred during frame transmission. Valid only for the final descriptor of a frame.
	1	ExcTries	Excessive tries flag. If set, transmission of the frame failed because the try limit was reached before the frame was transmitted successfully. Valid only for the final descriptor of a frame, and only if the FrTxOK flag is clear.
	2	FIFOUnderrun	Transmit FIFO underrun flag. If set, transmission of the frame failed because the DMA engine was not able to supply the PCU with data quickly enough and so at least one of the 802.11 transmit timing constraints was violated. Valid only for the final descriptor of a frame, and only if the FrTxOK flag is clear.
	3	Filtered	Frame transmission filter indication. If set, indicates that frame was not transmitted because the corresponding destination mask bit was set when the frame reached the PCU. Valid only for the final descriptor of a frame, and only if the FrTxOK flag is clear.
	7–4	RTSFailCnt	RTS failure count. Reports the number of times an RTS was sent but no CTS was received for the final transmission series (see the FinalTSIdx field). For frames that have the RTSEn bit clear, this count always will be zero. Note that this count is incremented only when the RTS/CTS exchange fails. In particular, this count is not incremented if the RTS/CTS exchange succeeds but the frame itself fails because no ACK was received. Valid only for the final descriptor of a frame, regardless of the state of the FrTxOK flag.

Table 4-5. DMA Tx descriptor Completion Status Formats Words 6, and 7 (continued)

Word	Bits	Field Name	Description
6	11–8	DataFailCnt	Data failure count. Reports the number of times the actual frame (as opposed to the RTS) was sent but no ACK was received for the final transmission series (see the FinalTSIdx field). Valid only for the final descriptor of a frame, regardless of the state of the FrTxOK flag.
	15–12	VirtCollCnt	Virtual collision count. Reports the number of virtual collisions that occurred before transmission of the frame ended. The counter value saturates at 0xf. A virtual collision refers to the case, as described in the 802.11e QoS specification, in which two or more output queues are contending for a TXOp simultaneously. In such cases, all lower-priority output queues experience a “virtual collision” in which the frame is treated as if it had been sent on the air but failed to receive an ACK.
	31–16	SendTimestamp	A snapshot of the PCU’s timestamp (TSF value), expressed in TUs (that is, bits [25:10] of the PCU’s 64-bit TCF). Intended for use by the driver in implementing the frame lifetime requirements associated with the ‘aMaxTransmitMSDULifetime’ MAC attribute. Valid only for the final descriptor of a frame, regardless of the state of the FrTxOK flag.
7	0	Done	Descriptor completion flag. Set to one by the DMA engine when it has finished processing the descriptor and has updated the status information. Valid only for the final descriptor of a frame, regardless of the state of the FrTxOK flag. The driver is responsible for tracking what descriptors are associated with a frame. When the DMA engine sets the Done flag in the final descriptor of a frame, the driver must be able to determine what other descriptors belong to the same frame and thus also have been consumed.
	12–1	SeqNum	Transmit sequence number. Indicates the sequence number the PCU assigned to the frame. Valid only for the final descriptor of a frame, regardless of the state of the FrTxOK flag.
	20–13	AckSigStrength	Signal strength indication for the ACK. Indicates the signal strength for the ACK frame (or other response) that the PCU received after it transmitted the frame. Valid only for the final descriptor of a frame, and only if the FrTxOK flag is set.
	22–21	FinalTSIdx	Final transmission attempt series index. Specifies the number of the transmission series (see the TXDataTriesN and TXRateN fields in Table 3.5 and Table 3.6) that caused frame transmission to terminate. Valid only for the final descriptor of a frame.
	24	TXAnt	Transmit antenna indication. If the frame was sent successfully, this field indicates which antenna was used for the successful transmission attempt.
	31–25	RES	Reserved for future use. Must be set to zero.

4.4 Descriptor Usage

The Tx and Rx descriptors define the interface between the host and the MAC, and govern the transfer of frame data, control, and status between the MAC and host memory.

For both frame transmit and receive, the host is responsible for managing linked lists of Tx and Rx descriptors stored in host memory. In normal operation, the host first informs the MAC of the location of the head of the Tx and Rx descriptor linked lists using the TXDP and RXDP registers. See “[QCU Tx Descriptor Pointer \(Q_TXDP\)](#)” on [page 116](#), and “[Receive Queue Descriptor Pointer \(RXDP\)](#)” on [page 90](#), respectively.

From that point on, the MAC traverses the Tx descriptor list, performs the necessary data transfer operations over the PCI/CardBus and sends the frame to the PCU.

Each time the PCU indicates that a frame has been received, the PCU notifies the DRU, which traverses the list of Rx descriptors and performs the necessary data transfers to store the received frames data into host memory.

“[Tx Descriptor Processing](#)” on [page 42](#) and “[Rx descriptor Processing](#)” on [page 43](#) describe the details of this process.

4.4.1 Tx Descriptor Processing

To cause the MAC to send a frame into the network, the host creates a linked list of Tx descriptors that describe the frame to be sent. This list can be just one element long if the frame data is not spread across multiple memory blocks. The host then passes this list to the MAC. This process proceeds as follows:

1. The host creates the linked list of Tx descriptors in host memory. Each descriptor must include all fields listed in [Table 4-1](#) on [page 32](#). If the linked list contains more than one descriptor, all descriptors except the last must have their More flag set; the final (or only) descriptor must have its More flag cleared (see [Table 4-2](#) on [page 33](#)).
2. The host passes the head of the linked list to the MAC. This step can occur in two different ways.
 - If a linked list of Tx descriptors exists, the host must append the new descriptor list to the end of the existing one.

- If no list exists, the host must inform the MAC of the new descriptor list head by writing a pointer to the head element of the descriptor list into the TXDP register (see “[QCU Tx Descriptor Pointer \(Q_TXDP\)](#)” on [page 116](#).)

In both cases, the host also must write a one to the TxE bit in the CR register (see “[Command](#)” on [page 79](#)) to ensure the MAC recognizes that new Tx descriptors are available.

The MAC processes descriptors as follows:

3. Reads the next descriptor from host memory and stores it on-chip.
4. Uses the control information in words 2 through 5 of the first descriptor to generate a control command word, which is passed to the PCU to establish the parameters for the next frame transmission.
5. Uses the BufPtr (see [Table 4-1](#) on [page 32](#)) and BufLen (see [Table 4-2](#) on [page 33](#)) fields to fetch any data associated with the descriptor. This data is transferred to the PCU’s Tx FIFO.
6. Inspects the More flag (see [Table 4-2](#) on [page 33](#)) to determine if this frame includes additional descriptors.
 - If the More flag is set, the MAC fetches the next descriptor for the frame from the address specified in the LinkPtr field and begins processing it at [Step 5](#). The host is required to ensure that all descriptors for a given frame are available at the time the MAC begins processing the first descriptor of the frame. (It is illegal for the host to create a situation in which a descriptor’s More flag is set, but the value of its LinkPtr field is null or points to an invalid next descriptor.)
 - If the more bit is clear (see [Table 4-2](#) on [page 33](#)), this descriptor is the final descriptor of the frame. The MAC updates the Tx completion status fields (see [Table 4-5](#) on [page 40](#)) and performs [Step 7](#).

7. When the last descriptor of the frame has been processed, the MAC inspects the final descriptor's LinkPtr field to determine how to proceed.
 - If the LinkPtr is non-null, the MAC assumes it points to the first descriptor of a new frame, which is then fetched and the process repeats from [Step 3](#).
 - If the LinkPtr is null, the MAC pauses and waits for the transmit enable (TxE) bit in the CR register to be set. When the TxE bit is set and the TXDP is not written by the host, the MAC reloads the LinkPtr field of the current descriptor. It then follows the link field to the new descriptor on the list. If the TXDP is written by the host, the MAC starts again at [Step 3](#) by reading the descriptor pointed to by the TXDP register.
3. Sets the done flag for the descriptor and updates the BufLen field.
 - If more data associates with the frame (that is, the descriptor's data buffer filled before the frame was received completely), the MAC sets the More flag (see [Table 4-4](#) on [page 37](#)).
 - If the frame is complete, the MAC clears the More flag (see [Table 4-4](#) on [page 37](#)) and updates the remainder of the Rx descriptor completion status bits in words 4 and 5 of the current descriptor.
4. Regardless of whether the current frame is complete or not, the MAC inspects the LinkPtr word of the current descriptor (see [Table 4-1](#) on [page 32](#)).
 - If it is non-null, the MAC fetches the next Rx descriptor from the specified location and continues, either with the current frame or with a new frame.
 - If the LinkPtr field is null, the MAC pauses and waits for the RxE bit in the CR register to be set. When the RxE bit is set, and the host has not written to the RXDP register, the MAC reloads the LinkPtr field of the current descriptor. The MAC then follows this link field to the next new descriptor that has been added to the list. If the RXDP has been written to by the host, the MAC starts again at [Step 1](#) by reading the descriptor pointed to by the RXDP register.

4.4.2 Rx descriptor Processing

Rx descriptors are processed much like Tx descriptors, except that only a single Rx descriptor queue exists. Additionally, unlike Tx descriptors, the size of an incoming frame or the number of frames that is received over a period of time is unknown to the host. Therefore, the DRU is able to handle having Rx data available from the PCU without having a Rx descriptor available.

The host creates a linked list of Rx descriptors and passes the head of the list to the MAC. If no available Rx descriptors are present, the host must create a linked list of Rx descriptors and write a pointer to the head of the Rx descriptor list into the RXDP register. The host also must write a '1' into the receive enable (RxE) bit in the CR register. The data buffer associated with a Rx descriptor must be aligned on a double-word boundary and must have a size that is an integral multiple of the system cache line size (see ["Cache Line Size"](#) on [page 81](#)).

The MAC handles received frames as follows:

1. It reads the next Rx descriptor from host memory and stores it on-chip.
2. It writes the received frame data into the data buffer associated with the descriptor until either the frame completes or until the data buffer is full (as indicated by the BufLen field included in word 3 of the Rx descriptor).

As [Step 4](#) describes, it is not inherently an error for the MAC to run out of Rx descriptors in the middle of a frame (or between frames). When this situation occurs, frame data begins backing up in the PCU's receive FIFO until the host provides additional Rx descriptors, thus permitting the MAC to proceed. However, if the PCU's receive FIFO overflows before the host provides additional Rx descriptors, a receive FIFO overrun error occurs (see ["Primary Interrupt Status \(ISR_P\)"](#) on [page 99](#)). Sufficient Rx descriptors and buffers should be supplied to prevent this condition from occurring.

4.4.3 Descriptor Completion Status Reporting

Upon completion of a Tx or a Rx descriptor (which might or might not be the final descriptor of the frame), the DCU, using the QCU that sourced the frame for transmits, or using the DRU logic for receives, updates the descriptor status fields to reflect that it has been consumed, and to report status information. The host can determine when the descriptor has been consumed by inspecting the done flag. For both Tx and Rx descriptors, the host initializes the done flag to zero, and the descriptor has been consumed when the QCU/DRU sets the value of the Done flag to one. (See [Table 4-5](#) on [page 40](#), and [Table 4-4](#) on [page 37](#).)

When the host has detected that the descriptor has been consumed, it can read words 4 and 5 of the descriptor to retrieve additional status information for the data transfer associated with the descriptor. [Table 4-5](#) on [page 40](#), and [Table 4-4](#) on [page 37](#) list the format of the status information returned by the QCU and DRU upon completion of a Tx descriptor and a Rx descriptor, (respectively). The contents of the bits within words 4 and 5 that are not part of the completion status information assume

undefined values. Note that certain completion status fields are valid for all descriptors whereas others are valid only for the final descriptor of a frame, which can be identified by checking the state of the More flag (see [Table 4-4](#) on [page 37](#)).

4.4.4 Buffer Description

To facilitate cryptographic operations in the MAC, it is required that the length of the data body, including the IV, is a multiple of 4. The MAC header must be padded when the header length is not divisible by 4. For example, when “From_DS” and “TO_DS” fields are clear and the frame type is non-QoS data, the header length is 24 bytes which is divisible by 4,

thus no padding is required. However, when both “From_DS” and “To_DS” fields are set and the frame type remains as non-QoS data (no TCID header present), the header length becomes 30 bytes and indivisible by 4. In such cases, it is necessary to pad the header by 2 bytes to bring the length up to 32 bytes. [Table 4-6](#) summarizes all possible header lengths and their required padding action.

Table 4-6. Header Lengths

To DS	From DS	QoS	Header Length	Padding
0	0	0	24	No
1	0	0	24	No
0	1	0	24	No
1	1	0	30	2 bytes. 32 bytes total.
0	0	1	26	2 bytes. 28 bytes total.
0	1	1	26	2 bytes. 28 bytes total.
1	0	1	26	2 bytes. 28 bytes total.
1	1	1	32	No

The content of the padded bytes is not important since they will be skipped and will not be transmitted. Therefore, padding does not affect the frame length. However, as the padded bytes are DMA'ed into the transmit buffer, the Buffer Length in the transmit descriptor that points to the header portion of the frame has to be 2 bytes longer. Note that the length reported in the descriptor includes the padded bytes.

Similarly, on receive, the MAC inserts padded bytes after the header in accordance with the cases listed in [Table 4-6](#).

Padding is performed automatically and software should be aware of where the data body of the frame begins.

4.5 Compression/Decompression

The AR5414 provides hardware support for real-time transmit data compression and receive data decompression based on a variation of the LZ77 algorithm. The hardware manages all aspects of compression and decompression, including support to compress only those frames shortened by compression.

The AR5414 includes an internal compression buffer that reduces the PCI traffic generated when compression is enabled. This buffer can be configured to operate with a single QCU. The other QCU's continue to operate as before, using an external buffer for compression traffic. Enabling the buffer and selecting the QCU can be configured either through the EEPROM or by writing to **COMPBUF_CFG**.

When transmitting, the frame body of type DATA frames, marked for compression, is compressed prior to encryption if compression provides an advantage. Conversely, the frame body of type DATA receive frames, marked as compressed, is decompressed after decryption, prior to being put in the receive queue.

Compression/decompression is enabled per link for all type DATA frames. That is, when compression/decompression is enabled between two devices, all type DATA frames passed between the two devices are assumed to be compressed frames. Because devices not capable of compression may be present, multicast frames are generally not compressed.

Other than setting the compression type in the transmit descriptor, compression is hidden from the application. The hardware automatically converts the transmit frame from the standard 802.11 frame format stored in the transmit queue to the on-air compressed frame format transmitted by the AR5414. Also, received compressed frames are converted automatically from the on-air compressed frame format back to the standard 802.11 format stored in the receive queue. In on-air compressed frames, the frame body is replaced by a one-byte compression flag (CompFlag), the compressed or uncompressed frame body (whichever is shorter), and a compression checksum (CCS). If compressed data is sent, CompFlag is set to 1. If uncompressed data is sent, CompFlag is set to 0. See [Figure 4-2](#).




Figure 4-2. Compression Engine Frame Modifications

4.5.1 Transmit Compression

When any 802.11 frame is transmitted, the length of the entire frame is included in the PLCP header preceding the frame. The AR5414 receives the frame length of non-compressed frames from the transmit descriptor, but it does not know the compressed frame length until each frame is compressed. Thus the hardware compresses each frame before the transmit begins. Because the AR5414 supports up to ten QCU's, the frame at the head of each QCU must be compressed prior to beginning a transmit.

To support compressing frames prior to transmit, each QCU needs a fixed buffer in host memory (Compression Buffer) to store the compressed frame. As each frame reaches the head of the transmit queue, the QCU automatically compresses the frame and stores it in its Compression Buffer. Before writing the compressed frame to the Compression Buffer, it compares the length of the compressed frame to the length of the uncompressed frame. The shorter frame then writes to the Compression Buffer and subsequently transmits.

The hardware inserts CompFlag and CCS into the frame before writing to the Compression Buffer regardless of whether the frame body is compressed. See ["Host Interface and Receive Registers"](#) on [page 88](#) for a description of status registers, and the compression control and compression buffer control registers.

4.5.2 Receive Decompression

Before a receive frame is decompressed, the AR5414 must determine whether the frame is in the compressed frame format. As it receives each frame, it searches the keycache for an entry matching the source address from the receive frame header. It then uses the keycache entry index containing the source address to index the decompression mask. If the decompression mask at that index is set, and the frame is a type DATA unicast frame, then the frame is assumed to be in the compressed frame format. If the frame is type DATA multicast, then other decompression configuration bits control whether the frame is assumed to be in the compressed frame format.

If compressed frame format is assumed, the AR5414 looks at CompFlag to determine whether the frame body contains compressed or uncompressed data. If set, the hardware decompresses the frame body before writing it to the receive queue. If CompFlag is clear, the frame body passes unchanged. In either case, the checksum is calculated for the frame body,

compared against the CCS field, and reported in the receive descriptor. Both CompFlag and CCS are removed by the AR5414 before the frame is written to the receive queue.

See ["Host Interface and Receive Registers"](#) on [page 88](#) for a description of decompression and status registers.

4.6 Wake on Wireless

To support remote administration, the AR5414 includes support for Wake on Wireless™ (WoW). WoW allows an AR5414 to continue monitoring a wireless network while a host is sleeping, waking the host in response to commands from a remote server. The host waking function is compliant with the PME interface of revision 1.1 of the PCI bus power management interface specification as well as the CSTSCHG interface of revision 7.1 of the CardBus Specification.

While in WoW mode, the AR5414 disables the PCI interface and draws power from the Vaux, then operates in a normal sleep/wake cycle. When awake, it awaits a Beacon. If the Beacon shows the STA's TIM bit set, the AR5414 automatically responds with a PS-POLL frame and awaits response data, which it compares with a template. If a match exists, it awakens the host using either the PME or the CSTSCHG signal. Otherwise it discards the frame and the AR5414 returns to sleep. The AR5414 can also be configured to send unsolicited PS-POLLS to maintain association in the BSS.

WoW mode is enabled using the PMCFG, CSTSCHG_FE, and CSTSCHG_FEM registers. The compare template uses the WOW_PCFG, WOW_PA, and WOW_PD registers. The PS-POLL frame is taken from the QCU0 Tx queue.

4.7 Sleep Clock

The AR5414 includes support for an internally generated low frequency clock which provides low power timer during sleep. If enabled, the AR5414 will disable all clocks when sleeping, resulting in very low power usage.

This internal clock is used to drive the TSF timer when operating in STA mode. This timer is used by the PCU counters to wake the AR5414 shortly before TBTT. When operating in AP mode, this internal clock should be disabled to insure better accuracy in TSF timer.

The TSF_CAL register bit 8 enables the use of this internally generated clock. All other bits of this register should be overwritten with their original values.

5. Queue Control Unit (QCU)

The queue control unit performs two tasks:

- Managing the Tx descriptor chain processing for frames pushed to the QCU from the host. This involves traversing the linked list of Tx descriptors and transferring frame data from the host to the targeted DCU.
- Managing the queue transmission policy. This determines when the frame at the head of the queue should be marked as available for transmission.

The MAC contains 10 QCUs. Each QCU contains all the logic and state (registers) needed to manage a single queue (linked list) of Tx descriptors. A QCU is associated with exactly one DCU. When a QCU prepares a new frame it signals ready to the DCU. When the DCU accepts the frame, the QCU responds by fetching the frame data and passing it to the DCU for eventual transmission to the PCU and on to the air.

The host controls how the QCU performs these tasks by writing to various QCU configuration registers, listed in [Table 5-1](#).

Table 5-1. QCU Registers

Register	Size (bits)	Description
TxDP	32	Points to next Tx descriptor to be fetched.
TxE	1	Enables descriptor processing.
TxD	1	Disables descriptor processing after any pending frames complete.
SchedPolicy	3	Controls frame scheduling policy; see “Frame Scheduling Policy” on page 48.
CBRInterval	24	Determines the CBR interval when CBR scheduling is enabled, in μ s.
CBROvfThresh	8	Determines the value for the CBR expired counter at which the QCU generates a QCBROVF interrupt (see “Host Interface Unit Interrupts” on page 18).
ReadyTimeEn	1	Enables the operation of the ReadyTime parameter.
ReadyTime	24	Determines the maximum continuous duration for which the queue signals that it has valid frames to send, in μ s.
RTShutdown	1	Status bit that, if set, indicates the QCU shut down the queue because its ReadyTime expired even though the queue still had additional frames on it.
OneShotEn	1	If set, the queue operates in one-shot mode: when software sets OneShotEn and then sets OneShotArm, the queue triggers when the associated CBR or DBA event occurs, per the SchedPolicy setting. However, upon expiration of ReadyTime or upon reaching the end of the queue, the QCU clears OneShotArm and does not mark the queue as ready until the software again sets OneShotArm, even if the CBR interval expires or if DBA occurs. This mode can be used only with non-ASAP SchedPolicy settings.
OneShotArm	1	Set by software to arm the queue for one-shot operation.
FrPendCnt	2	Count of how many frames the QCU has pending in the PCU.

5.1 Descriptor Chain Processing

The TXDP register points to the head of the linked list of Tx descriptors and the QCU begins fetching descriptors when the host sets the TxE queue enable flag. Descriptors are fetched starting at the head of the queue and continuing until the QCU reaches the end of the descriptor chain, discussed more fully below. Writes to TxE without an intervening write to TXDP cause the QCU to perform a descriptor refresh.

To stop transmission for QCU N (N represents any 1 of 10 QCUs):

- Write a 1 to QCU N's TxD bit.
- Poll the Q_TXE register until QCU N's TxE bit is clear.
- Poll QCU N's Q_STS register until its pending frame count (bits [1:0] of Q_STS) is zero.
- Write a 0 to QCU N's TxD bit.

At this point, QCU N has shut down and has no frames pending in its associated DCU. Software must not write a '1' to a QCU's TxE bit when that QCU's TxD bit is set. Undefined operation will result. (Writing a '0' to TxE when TxD is set has no effect on the QCU.)

5.2 Frame Scheduling Policy

The MAC supports frame scheduling logic, which is controlled by the SchedPolicy and constant bit rate (CBR) Interval registers. The QCU frame scheduling policy determines when the QCU signals to its associated DCU that the frame at the head of the queue is "ready" (available for transmission). The frame scheduling policy setting applies to the QCU as a whole — it is per-QCU and not per-frame or per-time interval — and is assumed to remain static for the duration of the QCU's use.

In general, the QCU provides three types of frame scheduling:

- Unthrottled — Frames are marked ready as soon as they reach the head of the queue
- Time-throttled — Frames are marked ready only upon the elapse of a certain time interval (that is, they are held at the head of the queue until the time interval elapses)
- Event-throttled — Frames are marked ready only upon the occurrence of a particular event, typically one that is detected outside the QCU. (Time-throttled and

event-throttled are basically the same if the expiration of the time interval is viewed as an event.)

The specific QCU frame scheduling policies provided in the MAC are:

- ASAP — A frame is marked ready as soon as it reaches the head of the queue. Frame transmission continues until the end of the queue is reached (refer to "End of Queue/End of List Detection" on page 49). This mode is unthrottled.
- CBR — A frame is marked ready only upon expiration of the QCU's CBR interval timer. Once this timer elapses, frame transmission continues until the end of the queue is reached (refer to "End of Queue/End of List Detection" on page 49). In addition, the CBR interval timer is immediately reset and begins counting down the next CBR interval. This mode is time-throttled.
 - Each time the CBR interval elapses, the QCU increments a CBR expired counter. Whenever the CBR expired counter is non-zero and a frame is available at the head of the queue, the QCU marks the frame ready.
 - Upon encountering the end of queue condition, the QCU decrements the CBR expired counter. If this decrement of the CBR expired counter brings the counter value to zero, then the QCU does not attempt new frame transmission until the current CBR interval elapses, at which point the CBR expired counter increments to one and frame transmission resumes.
 - If, however, the decrement of the CBR expired counter leaves the counter value still non-zero, then the QCU resumes frame transmission attempts immediately. In this way, the QCU attempts to catch up to the host's desired frames-per-CBR interval rate, even if network conditions temporarily cause the achieved frame transmission rate to fall below the desired value.

- DBA-gated — A frame is marked ready only upon the occurrence of the DMA beacon alert (DBA), as signalled from the PCU. Once the DBA occurs, frame transmission continues until the end of the queue is reached (refer to [“End of Queue/End of List Detection”](#) on page 49). This mode is event-throttled.
 - The occurrence of DBA is tracked using the same “CBR expired” counter mechanism as was discussed above for the CBR scheduling policy. That is, this counter is incremented each time DBA occurs and decremented upon reaching an end-of-queue condition (refer to [“End of Queue/End of List Detection”](#) on page 49). The QCU marks frames ready whenever this counter is non-zero.
- TIM-gated (BSS mode) — The same as DBA-gated except that the trigger event for marking the queue valid is the receipt of a beacon with the local STA’s bit set in the partial virtual bitmap within the TIM element. Note that a beacon arriving with the DTIM bit set (bit zero of the bitmap control field within the TIM element) but not the local STA’s bit within the partial virtual bitmap does not qualify as a trigger event for this frame scheduling policy.
- TIM-gated (IBSS mode) — The same as DBA-gated except that the trigger event for marking the queue valid is the receipt of an ATIM frame directed to the local STA.
- Beacon-sent-gated — The same as DBA-gated except that the trigger event for marking the queue valid is the successful transmission of a beacon frame from the DCU designated for beacon transmission. Refer to [“Beacon-gated Frames Handling”](#) on page 54.
- Exceeds the ReadyTime limit. The ReadyTime QCU parameter determines the maximum continuous period of time the queue indicates that it has frames ready for transmission.
 - When the ReadyTime function is enabled by setting the ReadyTimeEn bit, the QCU begins counting down the ReadyTime starting at the same event (that is, the expiration of the CBR interval timer or the occurrence of DBA) that causes the queue to be marked ready. Thereafter, normal frame processing occurs until the ReadyTime duration expires. At this point the QCU ceases marking frames ready even if it has not yet encountered one of the other two end-of-queue conditions.
 - ReadyTime may be used only with non-ASAP frame scheduling policies.

In most cases the three end-of-queue conditions are treated identically, with two exceptions:

- The QCU signals an end-of-list interrupt only if a descriptor’s LinkPtr is NULL.
- The QCU by default does not clear the TxE bit on occurrence of VEOL or ReadyTime expire. The QCU clears TxE only when it encounters a NULL LinkPtr. A register bit within each QCU can be set to change this policy so that the QCU clears TxE for VEOL and ReadyTime expire.

5.3 End of Queue/End of List Detection

A number of QCU functions depend on the detection of the end of the Tx descriptor chain, a so-called end of queue or end of list (EOL) condition. In the MAC, an end of queue occurs whenever the QCU:

- Fetches a descriptor whose LinkPtr field is NULL
- Fetches a descriptor whose virtual end-of-list (VEOL) bit is set. (See [Table 4-2](#) on [page 33](#) for the format of a Tx descriptor.)

DO NOT COPY

6. DCF Control Unit (DCU)

Collectively, the 10 DCUs implement the EDCF channel access arbitration mechanism defined in the Task Group E (TGe) QoS extension to the 802.11 specification. Each DCU is associated with one of the eight EDCF priority levels and arbitrates with the other DCUs on behalf of all QCUs associated with it. A central DCU arbiter monitors the state of all DCUs and grants one the next access to the PCU (that is, access to the channel).

Because the EDCF standard defines eight priority levels, the first eight DCUs (DCUs 0–7) map directly to the eight EDCF priority levels. The two additional DCUs handle beacons and beacon-gated frames for a total of 10 DCUs.

The mapping of physical DCUs to absolute channel access priorities is fixed and cannot be altered by software:

- The highest-priority DCU is DCU 9. Typically, this DCU is the one associated with beacons.

- The next highest priority DCU is DCU 8. Typically, this DCU is the one associated with beacon-gated frames. (Refer to “Beacon-gated Frames Handling” on page 54)
- The remaining eight DCUs priority levels are filled with DCUs 7 through 0. Among these 8 DCUs, DCU 7 has highest priority, DCU 6 the next highest priority, and so on through DCU 0, which has the lowest priority. Typically, these DCUs are associated with EDCF priorities seven through zero, respectively.

6.1 DCU State Information

Each DCU maintains sufficient state information to implement EDCF channel arbitration. Table 6-1 lists the basic DCU state registers.

Table 6-1. DCU Registers

Register	Size (bits)	Description
QCUMask	10	Indicates which QCUs are associated with this DCU. Used to mask the QCU ready bits. Bit [i] maps to QCU [i].
CWMin	8	The EDCF CWMin parameter, in slots.
AIFS	8	The EDCF AIFS (arbitration inter-frame spacing) interval, in slots beyond SIFS.
PF	1	The EDCF CW persistence factor (0=CWnew equals CWold; 1=binary exponential backoff).
FRFL	6	Frame RTS failure limit.
SRFL	6	Station RTS failure limit.
SDFL	6	Station data failure limit.
SeqNum	12	Next frame sequence number.
ChannelTimeEn	1	Enable use of ChannelTime setting.
ChannelTime	20	Maximum burst time, in μ sec.
DestMask	128	Filter for each of the 128 destinations, as indexed by the KeyTableIdx field of the Tx descriptor.

6.2 DCU Channel Arbitration Procedure

The DCU begins channel arbitration by determining whether any of the associated QCUs has a frame ready for transmission. The DCU makes this determination by logically ANDing the 10 QCU ready bits with the QCUMask register to arrive at a set of QCUs that are both associated with the DCU and have a frame available.

If at least one QCU is ready, the DCU next performs the EDCF channel access procedure, meaning it waits until the channel has been idle for at least an AIFS (if the channel has not already been idle for this long) and then attempts transmission or, if the channel is found to be busy or becomes busy, it generates a backoff count and CW value and begins counting down the backoff slots. (See the EDCF specification for a more detailed description of the channel access procedure and state machine.)

At some point, the DCU determines that frame transmission is “imminent.” The definition of “imminent” would, in theory, be when the DCU’s backoff count reaches zero, but in practice needs to be somewhat more conservative to allow time to fetch the frame data and forward it to the PCU before the PCU actually needs to put the frame on the air. Thus the DCU might, for instance, determine that frame transmission is imminent when a frame is available and the backoff count is less than or equal to four (the threshold for the “imminent” determination is software-programmable).

Regardless of the actual threshold value, once the DCU determines that frame transmission is imminent, it asserts a ready signal to the central DCU arbiter (see [Figure 4-1, “MAC Block Diagram,”](#) on [page 31](#)). The DCU arbiter selects the highest-priority DCU.

The selected DCU now proceeds to select the QCU to be the source of the frame. To do so, the DCU again logically ANDs the QCU-ready bits with the QCUMask value and passes the result into a round-robin priority encoder. The encoder’s output is the QCU that is the source of the next frame. Note that the selected QCU might not be the one that caused the DCU to begin arbitrating for the channel. Once the DCU has selected the QCU, it signals the selected QCU to begin transferring the frame data from host memory.

The DCU places the frame data into its prefetch buffer and, simultaneously, drives the data from its prefetch buffer to the PCU. In addition to the frame data itself, the DCU also conveys the following to the PCU:

- The control information from words 2 and 3 of the first Tx descriptor
- A tag that identifies the DCU and QCU from which the frame originated

The DCU now waits (if needed) until the EDCF channel access requirements have been met (backoff count is zero, channel has been idle for at least an AIFS, etc.) and then indicates to the PCU to begin frame transmission on the air.

The PCU transmits the frame (more details in [“Protocol Control Unit \(PCU\)”](#) on [page 55](#)) and reports the result to the DCU that sourced the frame. If the frame was sent successfully, the DCU repeats the above process and selects a new frame for transmission, potentially from a different QCU. If, however, the PCU reports that frame transmission failed, then the DCU follows the backoff procedure defined in the EDCF specification and rearbiterates for the PCU on behalf of the same frame until either the PCU reports successful transmission or until the frame’s retry limit is reached, as controlled by the SRL/LRL DCU parameters.

Once a frame is completed, either by successful transmission or by reaching its retry limit, the DCU accepts the status information from the PCU and issues the necessary completion write to update the descriptor status words in host memory.

6.3 Handling of the ChannelTime Parameter (Frame Bursting)

If the ChannelTimeEn bit is set, then the DCU performs a frame burst each time it gains access to the channel. To manage this process, the DCU initializes a timer to the value of the ChannelTime register setting and starts the timer when the DCU arbiter first grants the DCU access to the PCU. The DCU also indicates to the DCU arbiter that it is starting a frame burst. The DCU arbiter responds by continuing to grant the DCU access to the channel, even if higher priority DCUs become ready, until the bursting DCU indicates that its burst is complete. The DCU ends the frame burst either when the ChannelTime duration elapses or when no QCUs are ready. Note that during a burst the DCU continues to process ready QCUs in round-robin order, and that the DCU terminates ChannelTime bursts only at intra-frame boundaries.

6.4 Tx frame Filtering

Filtering of frames to be sent is designed solely to deal efficiently with the overall IEEE 802.11 restriction that all frames must be delivered to their destination in order. Implementing this requirement conflicts with the desire of the host—especially one controlling an access point—to queue multiple frames for transmit to the same destination. Enabling the host to queue multiple frames, to the same destination or to multiple destinations, is desirable to achieve high throughput on the network, and low utilization of the host.

If the DCU blindly sent all frames that the host had queued for transmission, errors could occur. For example, if the host queued two frames to the same destination and the transmission of the first frame failed, the DCU might end up sending the second frame before the host could be notified that transmission of the first frame failed. If this occurred, and if transmission of the second frame were successful, the destination node would receive the two frames out of order, thereby violating the in-order delivery requirement.

To address this problem, yet still allow the host to queue multiple frames to the same destination, the DCU provides a mechanism for dynamically blocking transmits to a particular set of destination nodes, while continuing to allow transmitting to other nodes to proceed until the host indicates that it is safe

to resume sending to the blocked nodes. To do so, the DCU contains an array of 64 destination mask bits. These bits are initialized to zero. (Refer to “Transmit Filter Command (D_TXBLK_CMD)” on page 131.)

Each time the DCU wishes to send a frame, it first inspects the EncryptKeyValid field from the Tx descriptor. If this flag is clear, the DCU allows the frame send to proceed. If the EncryptKeyValid bit is set, the DCU uses the EncryptKeyId field from the Tx descriptor to select one of the 64 destination mask bits from its on-chip array. If the selected destination mask bit is zero, the DCU allows the frame to proceed. However, if the destination mask bit is a one, the DCU inspects the “ClearDestMask” flag in the Tx descriptor. If the ClearDestMask flag is zero, the DCU discards the frame and leaves the destination mask bit set to one. If the ClearDestMask bit is one, the DCU allows the frame to be sent and updates the destination mask bit to a zero. Each time the DCU fails to transmit a frame, it sets the corresponding destination mask bit to a one.

For access point and ad hoc applications, the DCU provides a mechanism in which a failure to transmit a frame causes the DCU to notify the host, and then halt all further transmission until the host re-enables the DCU. This mechanism allows the host to queue many frames to the same destination (and to different destinations) while adhering to the in-order delivery requirement. Basically, each time a frame transmission fails, the DCU sets the corresponding destination mask bit to a one. This prevents future frames to the same destination address from being sent until the host has had time to re-issue the failed frame. Only on this retry does the host set the ClearDestMask bit to a one. For all other transmits (non retries, or re-issues of frames that were blocked by the destination mask), the host sets the ClearDestMask bit to a zero.

6.5 Beacon-gated Frames Handling

The “beacon-gated frames” are required to be sent immediately following the beacon, as specified by IEEE standards.

There are two situations:

- In a BSS, the AP is required to send a beacon as close to TBTT as possible, and then to follow it, if signalled in the beacon, with buffered multicast/broadcast frames.
- In an IBSS, each STA must compete to send the beacon, and then, upon sending or successfully receiving a beacon, must send ATIMs announcing all buffered data frames. ATIM transmission must cease at the end of the ATIM window, at which point data frames for which an ATIM was transmitted successfully may be sent until the next TBTT, when the process repeats.

Both of these situations are handled by dedicating a separate DCU (DCU 9) to beacons and another separate DCU (DCU 8) to beacon-gated frames. Each of these dedicated DCUs associates with only a single QCU. The QCU associated with each DCU must be configured to have a DMA beacon alert triggered frame scheduling policy. Refer to section “[Frame Scheduling Policy](#)” on [page 48](#).

DO NOT COPY

7. Protocol Control Unit (PCU)

7.1 PCU Functional Description

The PCU is responsible for the details of sending a frame to the baseband logic for transmission, for receiving frames from the baseband logic and passing the frame data to the DRU. This includes:

- Buffering Tx and Rx frames
- Encrypting and decrypting
- Generating ACK, RTS, and CTS frames
- Maintaining the timing synchronization function (TSF)
- Inserting and verifying FCS
- Generating virtual clear channel assessment (CCA)
- Updating and parsing beacons

The PCU is primarily responsible for buffering outgoing and incoming frames and conducting medium access compatible with the IEEE 802.11 DCF protocol. This includes maintaining valid inter-frame spacings of short inter-frame

space (SIFS), acknowledge (ACK), virtual carrier sense, and support of software governed RTS/CTS frames. In addition, the PCU is the keeper of the timing synchronization function (TSF) and various timer functions, including beacon period, ATIM window, and beacon update.

To lessen the load on the PCI bus and the host, the AR5414 can filter received frames based on a number of criteria, and parse the TIM field of a beacon frame to determine the generation of PS poll. Encryption and decryption are handled in the PCU with an on-chip cipher engine and a key cache that can hold up to 128 shared and unique keys. During receive, the key cache behaves like a content addressable memory (CAM), searching for the key that is associated with the transmitter address (TA).

The PCU ensures that the STA can operate in point coordination function (PCF) basic service set (BSS) by being aware of the contention free period (CFP) and obeying the special rules for setting the network allocation vector (NAV) during a CFP. However, the PCU does not support the IEEE 802.11 optional PCF poll.




Figure 7-1. PCU Functional Block Diagram

7.2 Time Bases

The PCU maintains a number of time bases to support various real-time related functions. For example: TSF, timers, inter-frame spacings, NAV, and ACK/CTS time-out. A 1 μ s time base exists from which most other timings derive. This time base is generated with a counter clocked at the core clock frequency of 40 MHz (in standard mode) or 80 MHz (in turbo mode).] A separate 1 μ s timebase counter in the 40 MHz clock domain supports TSF and all timer functions that would remain operational even in the doze state. These counters can be programmed through setting the fields MAC_USEC and MAC_USEC_32 fields of register MAC_USEC. The default values are 39 (for a 40 MHz core clock) and 31 (for a 32 MHz non-stop clock).

The TSF is a 64-bit micro-second timer kept by the local STA. (Refer to “PCU Diagnostic (DIAG_SW)” on page 159 and “Time Synchronization Function L32 (TSF_L32)” on page 160.) The TSFs of all STAs in the network are kept synchronized (+/- 2 μ s) by copying the timestamp carried within the beacon. An AP’s TSF is the absolute reference for all other STAs and is not modified when started. For non-AP STAs in a BSS, the TSF would be unconditionally updated with the timestamp of an error-free beacon while ad hoc STAs update the TSF when the received beacon timestamp is later than its TSF.

To make TSF synchronization as accurate as possible, Tx and Rx delays experienced by a beacon have to be compensated. Before inserting into the timestamp field of a transmitting beacon, the TSF is adjusted by the MAC_USEC_TX_LAT field of register MAC_USEC. The default value is 58 (for a 6Mb/s data rate). In the receive direction, the received beacon timestamp is adjusted by the MAC_USEC_RX_LAT field of register MAC_USEC before it is used to update the TSF. The default value is 29 (for a 6 Mbps data rate). The current value of TSF can be accessed by reading the registers MAC_TSF_L32 and MAC_TSF_U32.

Another PCU responsibility is to report CCA information to the DCUs so that the DCUs can properly implement the EDCA channel access state machine. The PCU continuously reports to the DCU when the channel is busy, taking into account both when the channel is physically busy and when the channel is virtually busy, as indicated by the NAV or

other 802.11 protocol state. In other words, the PCU implements the 802.11 physical/virtual carrier sense mechanism and reports the results to the DCUs.

The NAV (refer to “NAV Value (NAV)” on page 162), also known as virtual carrier sense, is a method to reserve a length of time for a STA to perform its subsequent transmissions with a minimal chance of being interrupted. Within the MAC header of every frame type except power save (PS) poll, a 16-bit field known as duration exists. When a STA receives an error-free frame not directed to it and its current NAV value is less than the received duration, it sets its NAV to this duration value. The STA decrements its NAV by 1 every μ s. Whenever its NAV is non-zero, a STA considers the medium to be busy, regardless of what CCA indicates, and refrains from transmitting. The current value of NAV can be read from the read-only register NAV.

After the transmission of a unicast non-control frame or a RTS frame, the receiver is expected to respond with ACK or CTS frames, respectively. If the expected response is not forthcoming within a time-out period, a reception error is assumed.

The ACK and CTS time-out periods are based on the core clock, and their lengths are controlled by programming the TIME_OUT register (refer to “Time Out (TIME_OUT)” on page 154).

7.3 RTS/CTS

RTS/CTS exchange is supported by the PCU. On Tx, the host can specify a frame or fragment burst is preceded by a RTS/CTS exchange by setting the RTS enable bit in the Tx descriptor. The PCU generates an RTS frame using the duration field copied from the RTS duration field in the descriptor, and waits for the receiver to respond with a CTS frame. When an error-free CTS frame is received, the data frames are transmitted after a SIFS interval. If the expected CTS is not received within CTS-Timeout of the RTS (refer to “Time Out (TIME_OUT)” on page 154), a retransmission is scheduled after performing an appropriate back-off. If the RTS/CTS exchange was successful, but the data frame failed, a fresh RTS/CTS exchange takes place before the frame is retransmitted.

7.4 Beacon

A beacon is a special management frame transmitted at a regular interval by the access point (AP) in a BSS or by all STAs in an IBSS. The beacon advertises the existence of the network and carries all the essential parameters of the network.

In a BSS, the AP schedules a beacon for transmission when target beacon transmission time (TBTT) is reached. TBTTs are separated by a beacon interval, which is a network-wide parameter. The moment of actual transmission must be dictated by DCF rules.

The content of the beacon in a BSS changes every interval, because it contains some fields that count down, and fields that indicate buffered traffic for STAs operating in power saving mode. The host is expected to update the beacon ahead of every TBTT and place it into a queue. A timer (SW beacon alert) generates an interrupt at a programmable time interval before TBTT to prompt the host to prepare the beacon. Another timer (DMA beacon alert) signals the QCU at a later time, but before TBTT, to begin transmitting frames. At TBTT, whose arrival is determined by a third timer, the beacon is scheduled for transmission. (If a valid beacon has not been loaded at TBTT, the PCU does not transmit, but waits until a valid beacon signal is detected.)

Unlike its counterpart in a BSS, the content of beacons in an IBSS remains unchanged (except for the timestamp field which is filled in by the PCU hardware), when the network is established. Because no AP is present in this configuration, all STAs in the network share the responsibility to transmit the beacon. At TBTT, all STAs contend to transmit the beacon using a modified back-off rule. Whenever a beacon is transmitted, all STAs cancel their scheduled beacon transmissions. The STA that transmitted the beacon must stay awake (no power save condition) throughout the beacon interval to reply to probe requests. At the moment of beacon transmission, the PCU inserts the current local TSF into the timestamp field in the beacon frame body.

7.5 Timers

The PCU supports the timers shown in [Table 7-1](#). The timers are used differently according to the role of the STA. When the beacon interval register is written to, these timers are enabled simultaneously. All four timers operate in the 40 MHz clock domain. Refer to [“Next Beacon Time \(NEXT_BEACON\)”](#) on [page 155](#), [“DMA Beacon Alert Time \(DBA\)”](#) on [page 156](#), [“Software Beacon Alert \(SBA\)”](#) on [page 156](#), and [“ATIM Window \(ATIM_WIN\)”](#) on [page 156](#).

Table 7-1. Beacon Timers

Timer	Time Units	Size (bits)	STA Role	Description
MAC_NEXT_BEACON	1024 μ s	16 bits	AP and IBSS	Used for generating the TBTT events. The event time is incremented by a beacon interval at TBTT to the next TBTT. For an AP or the STA that initiates an IBSS, the host initializes timer to zero at the moment the network becomes operational. For a STA that joins an IBSS, the host listens for beacons, and uses the knowledge of the beacon interval and the beacon timestamp to compute the next TBTT and initialize the timer with it. Beacon interval is set in field BEACON_PERIOD of register BEACON.
MAC_SW_BEACON_ALERT	128 μ s	19 bits	AP and IBSS	Used for generating the SW beacon alert events. The event time is incremented by a beacon interval to the next event time at the current event.

Table 7-1. Beacon Timers (continued)

Timer	Time Units	Size (bits)	STA Role	Description
MAC_DMA_BEACON_ALERT	128 μ s	25 bits	AP and IBSS	Used for generating the DMA beacon alert events. The event time is incremented by a beacon interval to the next event time at the current event. Immediately after a DMA beacon alert event occurs, the PCU hardware increments the value of this timer (modulo 2^{25}) by the value of the beacon interval, thus indicating the time for the next DMA beacon alert. NOTE: The next DMA beacon alert is not delayed even if the next beacon time is delayed (due to contention when the AP wants to access the medium to send the beacon frame).
			STA in BSS	Used for generating the start of contention-free period (CFP) events. The event time is incremented by a contention-free period to the next event time at the current event.
MAC_ATIM_WINDOW	1024 μ s	16 bits	IBSS	Used for generating the end of ATIM window events. The event time is incremented by a beacon interval to the next event time at the current event.

7.6 Encryption and Decryption

The cipher unit is shared between encryption of outgoing frames and decryption of incoming ones. It supports all mandatory and optional cipher modes specified in 802.11i, including WEP, TKIP and AES. In addition, the unit contains a 128-entry key cache which holds both shared and unique keys. Each entry in the cache holds a key up to 128 bits long, the address of the STA with which the key is associated, and the type of cipher to be performed. In addition to the 802.11 cipher modes, a key type where no HW encryption or decryption is performed. Keycode entries 0 to 3 are reserved for the standard shared keys.

In the transmit direction, the PCU examines the WEP bit in the MAC header. If set, the appropriate key is read out from the key cache entry using the EncryptKeyIdx field in the Tx descriptor as the index. The WEP unit encrypts the frame on the fly as the frame is transmitted. In the receive direction, if the WEP bit is set in the MAC header the KeyID field in the IV portion of the WEP frame body is used to find the key. If KeyID is nonzero, the shared key is looked up from the key cache using KeyID as the index. Otherwise, the key cache is searched sequentially for the transmitter address contained in the Rx frame. If the address is

found and the entry is valid, the key associated with the entry is used to decrypt the frame body. If no match is found, the frame is decrypted using the key at index 0.

NOTE: The search is conducted even if the WEP bit in the MAC header is zero. The results are communicated back to SW using the KeyIdx and KeyIdxValid fields of the Rx descriptor. However, no decryption is performed.

CRPT_MIC_ENABLE mode bit enables the verification and replacement of the Michael in TKIP. If this bit is not set then the expectation is that software will be performing the check on receive and inserting the Michael field on transmit.

The Michael key is stored in the upper 64 location of the key cache. If the TKIP key entry for a particular destination is at i , then the corresponding Michael entry will be at $i + 64$. TKIP entries should not be entered into the upper 64 entries if Michael is enabled.

The Michael key is stored in the bit location normally used to store key [31:0] and key [79:48] for Michael key [31:0] and Michael key [63:32], respectively.

The valid bit is set to 0 for the entry when the entry is used for Michael.

Hardware does not perform Michael verification or replacement of Michael for fragmented frames and QOS data frames. Ignore Michael check failure for receives in either of these conditions.

7.7 TIM and PS Poll

In a BSS, the AP buffers any frames that are destined for a power-save (PS) capable STA that is in the doze state. The STA wakes every listen interval to listen for a beacon from the AP. Carried in the beacon frame body is a TIM element with which the AP indicates the presence of traffic for all the associated PS STAs. In the event where TIM indicates the presence of buffered frames, the STA is expected to respond by sending a PS poll frame to the AP, prompting it to transmit one frame from its buffer.

To facilitate the parsing of the TIM element by the PCU, the byte offset from the start of the MAC header to the bitmap control sub-field in the TIM is programmed by the host by writing to the TIM_OFFSET bit (refer to [“Beacon \(BEACON\)”](#) on [page 155](#)).

7.8 Co-existence with PCF

At the beginning of a contention free period (CFP), (refer to [“CFP Interval \(CFP_PERIOD\)”](#) on [page 155](#)), NAV is set to CFP maxduration, a constant which can be found in the contention free (CF) parameter element of a beacon. CFP_PERIOD is programmed by the host to synchronize with the CFP repetition period to signal the TBTT of the start of a CFP. Whenever a CF-End/CF-End-Ack frame is detected from any BSS, NAV is reset to zero. Intermediate updates of NAV are also performed with CFPDurRemaining, when present in any valid beacon that is received.

7.9 Ad Hoc

Before TBTT arrives, a PS STA is wakened by the DMA beacon alert (refer to [“Software Beacon Alert \(SBA\)”](#) on [page 156](#)) in preparation for sending and listening for beacons and ATIMs. At TBTT, a beacon transmission is scheduled using a contention window (CW) of $2 \times CW_{min}$, where CW_{min} is 15 (in unit of slot) as specified by IEEE standards. Note that each slot is 9 μ s. During

the back-off count-down, if a beacon is received, the scheduled beacon is cancelled. Note that a fragment burst is not interrupted to send a beacon.

During the ATIM window, which lasts for an ATIM window interval from TBTT, no transmission of frames other than beacon, ATIM, ACK, RTS, and CTS are initiated, but a frame started before TBTT is allowed to complete. ATIMs (if any) are loaded into the TxFIFO after a DMA beacon alert is generated by Timer1. After a beacon is either sent or received, ATIM frames are read out from the TxFIFO and sent. When the first non-ATIM frame emerges from the FIFO, transmission is suspended until the ATIM window has ended. Any ATIMs left in the FIFO after the end of the ATIM window are discarded.

As part of the preparation for the up-coming beacon period, the host sets bits of the [“Set Transmit Filter \(D_TXBLK_SET\)”](#) on [page 134](#) and [“Default Antenna \(DEF_ANTENNA\)”](#) on [page 161](#) registers that correspond to all PS STAs in the network. Only an acknowledged transmission of ATIM directed at that destination can clear the block, allowing subsequent frames for that destination to be sent. For broadcast or multicast traffic, a key index and hence a Tx block bit, must be allocated to each session. Clearing the bit in this case only requires the transmission of the corresponding ATIM.

When a STA has received a relevant ATIM or transmitted a beacon, it remains awake until the end of the next ATIM window. Otherwise, it enters the power save mode. If frames are to be transmitted, the host must wake the STA manually.

7.10 Sleep

To reduce power when operating as a station, the AR5414 can be programmed to disable all logic except the TSF timer and the PCI core. The hardware will power up at programmed intervals to receive beacons. If the beacon indicates directed receive traffic (through the TIM element in the beacon frame), the hardware will remain powered up by switching from sleep to wake mode to wait for the receive frame. The hardware will also power up to transmit when directed by the host.

Sleep mode is selected by the SLE register. In force wake mode, the sleep function is

disabled. Whenever an interrupt occurs, SLE switches to force wake. In force sleep mode, the hardware remains in a power down mode. This value is the default value following cold reset. In normal sleep mode, the hardware enters sleep when idle.

During normal sleep, the hardware will periodically wake to receive beacons, multicast, and broadcast frames, under the control of SLEEP1 (refer to “[SLEEP 1 \(SLP1\)](#)” on [page 165](#)), SLEEP2 (refer to “[SLEEP 2 \(SLP2\)](#)” on [page 166](#)), and SLEEP3 (refer to “[SLEEP 3 \(SLP3\)](#)” on [page 166](#)) registers. The SLP_DTIM_PERIOD and SLP_TIM_PERIOD in the SLEEP2 register each set the period to sleep between beacons. The NEXT_DTIM field in the SLEEP1 and the NEXT_TIM field in the SLEEP2 register each set the TSF count at which the hardware should wake looking for a beacon. Whenever TSF equals either (or both) NEXT_DTIM or NEXT_TIM, the hardware wakes and that NEXT_TIM bit in SLEEP 2 is incremented by its SLP_TIM_PERIOD bit in the SLEEP 3 register. Once the hardware wakes, the next beacon is received and processed.

If the hardware wakes because of NEXT_TIM and the bit in the TIM element indicated by the AID field of the BSS_ID1 register bit is set, an interrupt is generated. Otherwise, the hardware returns to sleep.

If the hardware wakes because of NEXT_DTIM and the DTIM bit in the TIM element of the DTIM beacon is set, then the hardware will stay awake until a multicast frame is received with a clear More bit in the MAC header or if CAB_TIMEOUT in SLEEP1 expires. If the DTIM bit is not set in the DTIM beacon, an interrupt is generated.

The BEACON_TIMEOUT field in the SLEEP2 register controls how long to wait for a beacon after waking. After waking because of NEXT_TIM, if no beacon is received by BEACON_TIMEOUT, the hardware returns to sleep. If the hardware wakes because of NEXT_DTIM and no beacon is received by BEACON_TIMEOUT, the ASSUME_DTIM bit in the SLEEP1 register controls the action. If ASSUME_DTIM is clear, the hardware will immediately return to sleep.

In general, SLP_DTIM_PERIOD and SLP_TIM_PERIOD are initialized to a multiple of the beacon period. NEXT_DTIM and NEXT_TIM are initialized to wake the hardware shortly before the next TBTT (or next

DTIM TBTT in the case of NEXT_DTIM), making sure to allow time for the hardware to exit sleep. Once initialized, the registers should automatically increment, tracking TSF.

7.11 Diagnostic and Management Information Base Features

The following features may be used for debugging:

- Disable ACK response
- Disable CTS response
- Disable encryption
- Disable decryption
- Disable transmit
- Disable receive
- Loop back
- Corrupt FCS
- Dump channel info
- Fix scrambler seed
- Freeze sequence number

Refer to “[PCU Diagnostic \(DIAG_SW\)](#)” on [page 159](#).

The following statistical information is accumulated in the PCU and is accessible using the PCU registers:

- RTS success count (refer to “[RTS OK \(RTS_OK\)](#)” on [page 163](#))
- RTS failure count (refer to “[RTS Fail Count \(RTS_FAIL\)](#)” on [page 163](#))
- ACK failure count (refer to “[ACK Fail Count \(ACK_FAIL\)](#)” on [page 163](#))
- FCS check failure count (refer to “[FCS Fail Count \(FCS_FAIL\)](#)” on [page 164](#))
- Received beacon count (refer to “[Beacon Count \(BEACONCNT\)](#)” on [page 164](#))
- Current timestamp (refer to “[Time Synchronization Function L32 \(TSF_L32\)](#)” on [page 160](#) and “[Time Synchronization Function U32 \(TSF_U32\)](#)” on [page 160](#))
- Timestamp in the last received beacon (refer to “[Last Timestamp \(LAST_TSTP\)](#)” on [page 162](#))

7.12 Rx frame Filtering

Many of the received frames are not destined for this STA and may be discarded. The Rx filter provides hardware support to discard the unnecessary frames.

The PCU supports eight different Rx filters as shown in [Table 7-2](#) on [page 61](#). They are enabled separately by setting the appropriate bits of the RX_FILTER register. Both Probe Requests and directed (unicast) PS Poll frames are always passed to the host regardless of the Rx filter settings.

Table 7-2. Rx Filter Types

Filter Type	Description
Unicast	When enabled, data and management frames, with an Address 1 matching the STA address, are passed to the host. When disabled, all received unicast frames are ignored and therefore not acknowledged.
Multicast	When enabled, data and management frames that have a multicast address (bit 47 set) and that pass a hashing test are passed to the host. Hashing test: The 48-bit address is divided into eight 6-bit segments. All eight segments are bitwise XORed to arrive at a 6-bit number. This filter is used to look up the corresponding bit in the 64-bit multicast filter vector, which is programmable by the host. If the bit is set, the test is considered passed. When disabled, all received frames are considered directed and if Address 1 matches the STA address, the frames are passed to the host.
Broadcast	When enabled, data and management frames (except beacons) with a receiver address of 0xFFFFFFFF and a basic service set identification (BSSID) matching that held in registers BSSID_0 and BSSID_1 are passed to the host. When disabled, frames with all F's in Address 1 are not passed to the host.
Beacon	When enabled, all beacon frames, regardless of BSSID, are passed to the host. This filter is used when a STA is scanning to join the network. When disabled, no beacon frames are passed to the host.
Control	When enabled, all control frames detected in the medium are passed to the host. When disabled, control frames are not passed to the host.
Promiscuous	When enabled, all frames detected in the medium are passed to the host. This filter is the only mode where it is possible to pass incomplete frames. When disabled, received frames are passed to the host based on the setting of the other filters.
Probe Request	When enabled, probe request frames are passed to the host.

The Rx frame filtering logic supports filtering based on destination address and on frame type. (Refer to [“Receive Filter \(RX_FILTER\)”](#) on [page 157](#).)

Filtering options based on destination address include:

■ Whether to accept any unicast frames:

- If the RX_FILTER[UNICAST] bit is clear, the PCU does not pass any received unicast frames to the host. If the RX_FILTER[UNICAST] bit is set, the PCU passes to the host only those received unicast frames that have a destination address equal to the 48-bit value specified in the STA_ID0 and STA_ID1 registers.

- Clearing RX_FILTER (Unicast) also disables the PCU from responding to RTS and data receive frames.
- Setting RX_FILTER (Unicast) also enables automatic CTS and ACK transmit frames in response to RTS and data receive frames.

■ Whether to accept any multicast frames:

- When multicast frames are accepted (the RX_FILTER [MULTICAST] bit is set), the PCU looks for a BSSID match by providing a hashing function that operates on the 48-bit destination address of the incoming multicast frame. Using the hashing function, the destination address is collapsed to a

6-bit index. This index is used to select a single bit from a 64-bit register (refer to “Multicast Filter 1 (MCAST_FIL1)” on page 158, and “Multicast Filter 0 (MCAST_FIL0)” on page 158). If the selected bit is a one, the frame is accepted and passed to the host. If the bit is a zero, the frame is ignored. The index is created from a bitwise XOR of the eight groups of six bits that forms the 48-bit destination address (DA) in the MAC header, as shown here:

$$\text{index} = \text{DA}[47:42] \oplus \text{DA}[41:36] \oplus \text{DA}[35:30] \oplus \text{DA}[29:24] \oplus \text{DA}[23:18] \oplus \text{DA}[17:12] \oplus \text{DA}[11:6] \oplus \text{DA}[5:0]$$

- Whether to accept all nonbeacon broadcast frames (BSSID does not match).
- Whether to operate in promiscuous mode.

When enabled, the PCU accepts all frames, regardless of destination address or error content, and passes them to the host. A STA in promiscuous mode does not send ACKs except in a situation when it receives a frame that is really intended for it (the UNICAST bit is set).

Filtering options based on frame type include:

- Whether to accept any type of control frame.

If a frame fails to pass one or more of the filtering tests, the PCU does not pass the frame to the host; however, this does not mean that the PCU does not process the frame and, if required, respond appropriately. For example, if the host has configured the PCU not to pass ACK control frames to the host (the expected situation in normal system operation), the PCU still responds appropriately to incoming ACKs.

7.13 Frame Transmission Procedure

“DCU Channel Arbitration Procedure” on page 52 discusses the information the DCU passes to the PCU when requesting that the PCU attempt to transmit a frame. Once the PCU has completed the frame transmission attempt, it must report the results to the DCU that sourced the frame.

The transmission attempt results include:

- Transmit result
- The remaining status indications as specified in the Tx descriptor completion status

Possible transmit results include:

- Sent successfully (that is, sent on the air and received a valid ACK if one was expected)
- Sent on the air, but no ACK was received
- Never sent on the air because the Tx descriptor RTSEn bit was set. An RTS was sent on the air, but no CTS was received

7.14 PHY Errors

The 32-bit PHY Error Mask provides the ability to choose which PHY errors from the baseband will be filtered. The error number is used an offset into this mask. If the mask value at the offset is 0, then this error will be filtered and not show up on the receive queue. For more information on PHY errors, refer to “PHY Error Mask (PHYERR)” on page 171.

8. Digital PHY Block

The digital physical layer (PHY) block is described in 802.11a, 802.11b, and 802.11g modes. Transmit and receive paths are provided and shown as block diagrams for each mode.

8.1 802.11a Mode

The digital physical layer (PHY) block is a half-duplex, OFDM baseband processor compatible with IEEE 802.11a. All data rates defined by the IEEE 802.11a standard are supported (6 to 54 Mbps), including BPSK, QPSK, 16 QAM and 64 QAM modulation schemes, and forward error correction coding with rates of 1/2, 2/3, and 3/4.

In addition, enhanced turbo modes provide data rates up to 108 Mbps, which are higher than the rates specified by IEEE 802.11a.

Frames begin with training symbols used for signal detection, automatic gain control, frequency offset estimation, symbol timing, and channel estimation. The first data symbol is transmitted at the most robust rate (BPSK, 1/2 rate), and contains length and rate information for the remainder of the frame. This process uses 52 sub-carriers, 48 for data transmission and 4 for pilots.

8.1.1 Transmitter

The transmit path is shown in [Figure 8-1](#).




Figure 8-1. Digital PHY OFDM Transmit Block Diagram

Transmission is initiated by the PCU block. The digital PHY powers on both the digital to analog converter (DAC) and transmit portions of the AR5414. The training symbols are a fixed waveform and are generated within the digital PHY in parallel with the PCU sending the Tx header (initial scrambler state, frame length, and data rate). The PCU must send the transmitted data quickly enough to prevent buffers in the digital PHY from becoming empty. The PCU is prevented from sending data too quickly by pauses generated within the digital PHY. The pace is determined by the number of data bytes consumed during each OFDM symbol.

Data bytes are processed as required by the 802.11a specification:

- Pad—Extend the number of data bits so that an integer number of OFDM symbols is used.
- Scramble—Randomize the data to avoid certain types of data-dependent transmission and reception problems.
- Encode—Provide redundancy so that bit errors can be corrected.
- Puncture—Optionally discard selected encoder outputs to increase throughput.
- Interleave—Re-order so that adjacent coded bits are mapped to non-adjacent sub-carriers, and not mapped to LSBs of constellations. The re-ordering distributes less robust bits, thereby improving error correction.
- Map and scale—Map the bits to gray-coded constellations, and scale constellation amplitude so that average power remains unchanged across constellation types.
- Pilot insertion—Insert pilots into fixed sub-carriers to aid reception.
- Perform an inverse fast fourier transform (IFFT)—All operations so far are considered to be in the frequency domain. Convert the frequency domain to a time domain waveform to be transmitted.
- Filter—The waveform must be windowed and filtered when being sent to the DAC.

This process continues for the number of symbols required to transmit the number of bytes at the specified rate. At the end of transmission, the DAC and Tx portions of the AR5414 are disabled, the ADC is enabled, and the signal detection logic in the receiver begins searching for the next incoming frame.

8.1.2 Receiver

The receive path is shown in [Figure 8-2](#).




Figure 8-2. Digital PHY OFDM Receive Block Diagram

- The receiver inverts the steps implemented by the transmitter: perform a fast fourier transform (FFT), extract bits from the received constellations, de-interleave, account for puncturing, viterbi decode, and descramble. Channel compensation is also required. The training symbols are used for:
 - Signal detection
 - Automatic gain control
 - Diversity selection
 - Frequency offset estimation
 - Channel estimation
 - Timing synchronization

8.2 802.11b Mode

The digital PHY incorporates a Direct Sequence Spread Spectrum (DSSS) transceiver, supporting all data rates defined by IEEE 802.11b (1, 2, 5.5, and 11 Mbps). Differential binary phase shift keying (DBPSK) is required for 1 Mbps. Differential quadrature phase shift

keying (DQPSK) is required for 2 Mbps. Complementary code keying (CCK) is required for both 5.5 Mbps and 11 Mbps. A long preamble format only is supported for 1 Mbps. Both short and long preamble formats are supported for all other data rates.

Frames begin with a SYNC field (see 802.11b specification) used for signal detection, antenna diversity, automatic gain control, frequency offset estimation, timing and channel estimation. A start frame delimiter (SFD) sequence provides coarse symbol alignment preceding the PLCP header, which contains rate and length of the packet, as well as a SERVICE byte (see 802.11b specification) and 16-bit header CRC. Following the header is the payload of the packet.

8.2.3 Transmitter

The transmit path is shown in [Figure 8-3](#).




Figure 8-3. Digital PHY DSSS Transmit Block Diagram

The PCU block initiates transmission. It scrambles and encodes the preamble, header and payload, and spreads them with an 11-chip Barker sequence for 1 and 2 Mbps and 8-chip sequence for both 5.5 and 11 Mbps, filtering the transmitted waveform before the DAC.

8.2.4 Receiver

The receive path is shown in [Figure 8-4](#).




Figure 8-4. Digital PHY DSSS Receive Block Diagram

The receiver performs analog to digital conversion of differential I and Q signals from the AR5414. Signal detection is performed, and if fast receive antenna diversity is enabled, both antennas are scanned for the highest quality signal.

The preamble is descrambled, and a determination of short or long preamble is made. The data rate and frame length are extracted from the physical layer convergence protocol (PLCP) header, qualified by a 16-bit cyclic redundancy code (CRC). If the CRC passes, and the rate and SERVICE fields are legal, decoding of the packet proceeds.

8.3 802.11g Mode

In 802.11g mode, the digital PHY uses both the OFDM and DSSS portions.

8.3.1 Transmitter

On a per packet basis, the transmitter can dynamically switch between generating OFDM and DSSS signals. The OFDM and DSSS signals are MUXed just before the DAC. The transmit path is shown in Figure 8-5.




Figure 8-5. Digital PHY 802.11g Transmit Block Diagram

8.3.2 Receiver

While listening for incoming packets, the receiver simultaneously searches for OFDM and DSSS signals. If an OFDM signal is found, the rest of the OFDM receiver is enabled, and the DSSS receiver is disabled. If a DSSS signal is

found, the rest of the DSSS receiver is enabled, and the OFDM receiver is disabled. Once reception is complete, simultaneous searching for OFDM and DSSS signals resumes. The receive path is shown in [Figure 8-6](#).




Figure 8-6. Digital PHY 802.11g Receive Block Diagram

9. Radio Description

The AR5414 transceiver consists of four major functional blocks:

- Receiver (RX)
- Transmitter (TX)
- Frequency synthesizer (SYNTH)
- Associated bias/control (BIAS)

See [Figure 9-1](#).




Figure 9-1. Radio Functional Block Diagram

9.1 Receiver (Rx) Block

The receiver converts an RF signal (with 20 MHz or 40 MHz bandwidth) to baseband I and Q outputs. The input frequency range of the receiver is 2.4 GHz for IEEE 802.11b and g signals and 4.9 to 5.925 GHz for IEEE 802.11a signals.

The receiver implements an integrated down-conversion architecture that eliminates the requirement for an external intermediate frequency filter, while providing the advantages of traditional heterodyne approaches. The receiver topology includes a low noise amplifier (LNA), a radio frequency (RF) mixer, an intermediate frequency (IF) mixer, and a baseband programmable gain amplifier (PGA) as shown in [Figure 3-1](#). The RF mixer converts the output of the on-chip LNA to an intermediate frequency. The IF mixer converts this signal down to baseband I and Q signals. The I and Q signals are low-pass

filtered and amplified by a baseband programmable gain filter controlled by digital logic. The baseband signals are sent to the ADC.

The DC offset of the receive chain is reduced using multiple DACs controlled by the MAC/Baseband block. Additionally, the receive chain

can be digitally powered down to conserve power.




Figure 9-2. Radio Receiver Block Diagram

9.2 Transmitter (TX) Block

The transmitter converts baseband I and Q inputs to 5 GHz RF outputs as shown in Figure 9-3. The inputs of the transmitter are current outputs of the DAC in the AR5414. These currents are low-pass filtered through on-chip reconstruction filter to remove spectral images and out-of-band quantization noise. The I and Q signals are converted to RF signals using an integrated up-conversion architecture. The intermediate frequency (IF) mixer converts the baseband signals to an intermediate frequency. The radio frequency (RF) mixer converts the IF signals into radio frequency

signals. These signals are driven off-chip through a power amplifier.

The transmit chain can be digitally powered down to conserve power. To ensure that the FCC limits are observed and output power stays close to the maximum allowed, the transmit output power is adjusted by a closed loop, digitally programmed, control loop at the start of each packet. The closed-loop power control can be based on either an on-chip or off-chip power detector. Refer to the *External Power Control for Design* application note for more details.




Figure 9-3. Radio Transmitter Block Diagram

9.3 Synthesizer (SYNTH) Block

The radio supports two on-chip synthesizers to generate local oscillator (LO) frequencies for the receiver and transmitter mixers. Both synthesizers share the topology shown in Figure 9-4. A signal generated from a 40 MHz crystal is used as the reference input for the synthesizer. An on-chip voltage controlled

oscillator (VCO) provides the desired LO signal based on a phase/frequency locked loop. The loop filter components are all integrated on chip and can be digitally optimized through the serial interface.

On power up or channel reselection, the synthesizer takes approximately 0.2 ms to settle.




Figure 9-4. Radio Synthesizer Block Diagram

9.4 Bias/Control (BIAS) Block

The bias/control block provides the reference voltages and currents for all other circuit blocks (see Figure 9-5). An on-chip bandgap reference circuit provides the needed voltage and current references based on an external 6.19 kΩ ± 1% resistor.




Figure 9-5. Bias/Control Block Diagram

DO NOT COPY

10. Low Dropout Regulator

The AR5414 can be powered by an optional on-chip regulator. Along with an external PNP and compensation network, this block

provides a regulated 1.8V power supply for the rest of the AR5414. [Figure 10-1](#) displays a diagram with recommended components for the AR5414 low dropout regulator.




Figure 10-1. AR5414 Low Dropout Regulator

If the on-chip regulator is not used, the VREG_COMP pin should be shorted to VDD33, and the VREG_SOURCE pin can be floated.

10.1 Compensation Network

The on-chip regulator must be compensated with the series-parallel combination of resistors and capacitors as shown in [Figure 10-1](#). It is also important to ensure that the bypass capacitance at the output of the regulator does not exceed 2.3 μF . A 1 Ω resistor must be inserted between the emitter of the external PNP and the 3.3 V supply. Five percent components are sufficient.

10.2 PNP Transistor

For the PNP transistor, use a transistor with strong current gain at 250 mA; a transistor with 35 current gain will work, one with 50 is good.

The PNP emitter requires a 1 Ω resistor for stability. The LDO should power no circuits other than the AR5414.

DO NOT COPY

11. Register Descriptions

The following sections describe the internal registers for the various blocks of the AR5414. The offset column refers to the offset from the base address configured by the host in the PCI base address configuration register (refer to “Base Address” on page 82). For CardBus applications, the AR5414 internal registers are mapped to the memory space of the host by specifying the required information using the card information structure (CIS). A pointer to the CIS is provided in the CIS register (refer to “CIS Pointer” on page 83).

The internal registers are divided into the following groups:

- “PCI Configuration Space Registers” on page 75
- “Host Interface and Receive Registers” on page 88
- “QCU Registers” on page 114
- “DCU Registers” on page 122

- “PCI Clock Domain Registers” on page 135
- “EEPROM Interface Registers” on page 147
- “PCU Registers” on page 150

11.1 PCI Configuration Space Registers

Table 11-1 summarizes the PCI Configuration Space registers for the AR5414. These registers are accessed by the host using PCI configure operations and are used at boot time by the host to detect the type of card present and to perform low-level configuration, such as assigning base addresses to the card. At reset, some of these registers are initialized from an off-chip serial EEPROM, while others must be programmed by the host or are initialized by the AR5414 hardware. Refer to “EEPROM PCI/CardBus Partition” on page 24 for register values that are loaded from the EEPROM upon reset. Registers that are loaded by the host or initialized by the AR5414 are identified in “PCI Configuration Space Registers” on page 75.

Refer to version 2.3 of the PCI bus standard for detailed information on these registers.

Table 11-1. PCI Function 0 Configuration Space Register Summary

Offset	Name	Description	Initialized by	Page
0x00	Vendor ID	Identification of the manufacturer.	EEPROM	page 78
0x02	Device ID	Identification of the device type.	EEPROM	page 78
0x04	Command	Controls accessibility of the device.	Host	page 79
0x06	Status	Provides status of the device’s functionality.	AR5414	page 80
0x08	Revision ID	Identification of the device’s revision.	EEPROM	page 81
0x09	Class Code	Identification of the device’s basic function.	EEPROM	page 81
0x0C	Cache Line Size	Specifies system cache line size.	Host	page 81
0x0D	Latency Timer	Defines the minimum time (in PCI bus cycles) that the bus master can retain ownership of the PCI bus.	Host	page 82
0x0E	Header Type	Defines device’s configuration header format.	EEPROM	page 82
0x0F	Reserved	Not used.		
0x10	Base Address	Base address for accessing the WLAN memory mapped registers.	Host	page 82
0x14 to 0x27	Reserved	Not used.		
0x28	CIS Pointer	Pointer to the device’s Card Information Structure.	EEPROM	page 83
0x2C	Subsystem Vendor ID	Identification of the subsystem manufacturer.	EEPROM	page 83
0x2E	Subsystem ID	Identification of the subsystem device type.	EEPROM	page 83

Table 11-1. PCI Function 0 Configuration Space Register Summary (continued)

Offset	Name	Description	Initialized by	Page
0x34	Capabilities Pointer	Pointer to the device's list of capabilities.	AR5414	page 84
0x38 to 0x3B	Reserved	Not used.		
0x3C	Interrupt Line	Defines if the device's interrupts are generated using the PCI interrupt pins, or using message signaled interrupts (MSI) capability.	Host	page 84
0x3D	Interrupt Pin	Defines specific PCI interrupt pins that are associated with particular functions of the device.	EEPROM	page 84
0x3E	MinGnt	Indicates how long the device retains the PCI bus ownership.	EEPROM	page 85
0x3F	MaxLat	Indicates how often the device accesses the PCI bus.	EEPROM	page 85
0x40	CFG_TIMER	PCI retry limit and TRDY timeout counters.	AR5414	page 85
0x42 to 0x43	Reserved	Not used.		
0x44	CFG_PMCAP_ID	PCI configuration power management capability ID.	AR5414	page 86
0x45	CFG_PMCAP_PTR	PCI configuration power management capability pointer.	AR5414	page 86
0x46	CFG_PMCAP	PCI configuration power management capabilities register.	EEPROM	page 86
0x48	CFG_PMCSR	PCI configuration power management control and status.	EEPROM	page 87
0x4A	CFG_PMCSR_ESE	PCI configuration power management bridge support extensions.	AR5414	page 87
0x4B	CFG_PMDATA	PCI configuration power management data.	EEPROM	page 88
0x4C to 0xFF	Reserved	Not used.		

Table 11-2. PCI Function 1 Configuration Space Register Summary

Offset	Name	Description	Initialized by	Page
0x00	Vendor ID	Identification of the manufacturer.	EEPROM	page 78
0x02	Device ID	Identification of the device type.	EEPROM	page 78
0x04	Command	Controls accessibility of the device.	Host	page 79
0x06	Status	Provides status of the device's functionality.	AR5414	page 80
0x08	Revision ID	Identification of the device's revision.	EEPROM	page 81
0x09	Class Code	Identification of the device's basic function.	EEPROM	page 81
0x0C	Cache Line Size	Specifies system cache line size.	Host	page 81

Table 11-2. PCI Function 1 Configuration Space Register Summary (continued)

Offset	Name	Description	Initialized by	Page
0x0D	Latency Timer	Defines the minimum time (in PCI bus cycles) that the bus master can retain ownership of the PCI bus.	Host	page 82
0x0E	Header Type	Defines device's configuration header format.	EEPROM	page 82
0x0F	Reserved	Not used.		
0x10	UART	I/O base address for accessing the UART register	Host	page 179
0x14	UART	Memory base address for accessing the UART registers	Host	page 179
0x15 to 0x27	Reserved	Not used.		page 179
0x28	CIS Pointer	Pointer to the device's Card Information Structure.	EEPROM	page 83
0x2C	Subsystem Vendor ID	Identification of the subsystem manufacturer.	EEPROM	page 83
0x2E	Subsystem ID	Identification of the subsystem device type.	EEPROM	page 83
0x34	Capabilities Pointer	Pointer to the device's list of capabilities.	AR5414	page 84
0x38 to 0x3B	Reserved	Not used.		
0x3C	Interrupt Line	Defines if the device's interrupts are generated using the PCI interrupt pins, or using message signaled interrupts (MSI) capability.	Host	page 84
0x3D	Interrupt Pin	Defines specific PCI interrupt pins that are associated with particular functions of the device.	EEPROM	page 84
0x3E	MinGnt	Indicates how long the device retains the PCI bus ownership.	EEPROM	page 85
0x3F	MaxLat	Indicates how often the device accesses the PCI bus.	EEPROM	page 85
0x40	CFG_TIMER	PCI retry limit and TRDY timeout counters.	AR5414	page 85
0x42 to 0x43	Reserved	Not used.		
0x44	CFG_PMCAP_ID	PCI configuration power management capability ID.	AR5414	page 86
0x45	CFG_PMCAP_PTR	PCI configuration power management capability pointer.	AR5414	page 86
0x46	CFG_PMCAP	PCI configuration power management capabilities register.	EEPROM	page 86
0x48	CFG_PMCSR	PCI configuration power management control and status.	EEPROM	page 87
0x4A	CFG_PMCSR_ESE	PCI configuration power management bridge support extensions.	AR5414	page 87
0x4B	CFG_PMDATA	PCI configuration power management data.	EEPROM	page 88
0x4C to 0xFF	Reserved	Not used.		

11.1.1 Vendor ID

This register contains the vendor identification number. Default value of this register is loaded from the EEPROM.

Address/offset: 0x00

Access: Read Only

Size: 16 bits

Reset Value: Refer to [“EEPROM PCI/CardBus Partition”](#) on page 24.

Bit	Bit Name	Description
15-0	VENDOR_ID	Vendor identification.

11.1.2 Device ID

This register identifies the device type. The default value of this register is loaded from the EEPROM, when the EEPROM is attached, or if the EEPROM content is not valid, a value of 0xFF16 returns when read from the register.

Address/offset: 0x02

Access: Read Only

Size: 16 bits

Reset Value: Refer to [“EEPROM PCI/CardBus Partition”](#) on page 24.

Bit	Bit Name	Description
15-0	DEVICE_ID	Device identification.

11.1.3 Command

This register provides access control of the AR5414 PCI interface. The register is controlled by the host.

Address/offset: 0x04

Access: Read/Write

Size: 16 bits

Reset Value: Undefined

Bit	Bit Name	Description
0	IO_SPACE	I/O Space 0 = Disable 1 = Enable
1	MEM_SPACE	Memory Space 0 = Disable 1 = Enable
2	BUS_MSTR	Bus Master 0 = Disable 1 = Enable
3	SPEC_CYCLES	Special Cycles 0 = Disable 1 = Enable
4	MEM_WR_INV	Memory Write and Invalidate Enable 0 = Disable 1 = Enable
5	VGA_SNOOP	VGA Palette Snoop 0 = Disable 1 = Enable
6	PAR_ERR_RESP	Parity Error Response 0 = Disable 1 = Enable
7	STEP_CNTL	Stepping Control 0 = Disable 1 = Enable
8	SERR_EN	System Error Enable 0 = Disable 1 = Enable
9	FAST_BB_EN	Fast Back-to-Back Enable 0 = Disable 1 = Enable
15-10	RES	Reserved. Must be written with zero. On read, can contain any value.

11.1.4 Status

This register provides status of the functionality provided by the AR5414 PCI interface. This register is mostly controlled by the AR5414.

Address/offset: 0x06

Access: Read/Write, except as noted

Size: 16 bits

Reset Value: 0x0290

Bit	Bit Name	Description
3-0	RES	Reserved. Must be written with zero. On read, can contain any value.
4	CAP_LIST	Capabilities list. Read only.
5	66MHZ_EN	66 MHz capable. Read only.
6	RES	Reserved. Must be written with zero. On read, can contain any value.
7	FAST_BB	Fast back-to-back capable. Read only. 0 = Disabled 1 = Enabled
8	MD_PAR_ERR	Master Data Parity Error. <i>On Read:</i> 0 = No error 1 = Error <i>On Write:</i> 0 = Do not clear bit 1 = Clear error bit
10-9	DEVSEL_TIMING	Device Select Timing. Read only. 01 = Medium
11	SIG_TARG_ABORT	Signaled Target Abort. <i>On Read:</i> 0 = No abort 1 = Abort <i>On Write:</i> 0 = Do not clear bit 1 = Clear abort bit
12	RX_TARG_ABORT	Received Target Abort. <i>On Read:</i> 0 = No abort 1 = Abort <i>On Write:</i> 0 = Do not clear bit 1 = Clear abort bit
13	RX_MAS_ABORT	Received Master Abort. <i>On Read:</i> 0 = No abort 1 = Abort <i>On Write:</i> 0 = Do not clear bit 1 = Clear abort bit
14	SIG_SYS_ERR	Signaled System Error. <i>On Read:</i> 0 = No error 1 = Error <i>On Write:</i> 0 = Do not clear bit 1 = Clear error bit
15	DETECT_PAR_ERR	Detected Parity Error. <i>On Read:</i> 0 = No error 1 = Error <i>On Write:</i> 0 = Do not clear bit 1 = Clear error bit

11.1.5 Revision ID

This register contains the device revision identification number. Default value is loaded from EEPROM.

Address/offset: 0x08

Access: Read/Write

Size: 8 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
7-0	REVISION_ID	Revision identification.

11.1.6 Class Code

This register contains the class code identification number that identifies the basic function of the device. Default value is loaded from the EEPROM.

Address/offset: 0x09

Access: Read only

Size: 24 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
23-0	CLASS_CODE	Class code identification value.

11.1.7 Cache Line Size

This register contains the size of the system cache line. This register is controlled by the host.

Address/offset: 0x0C

Access: Read/Write

Size: 8 bits

Reset Value: 0x00

Bit	Bit Name	Description
7-0	CACHE_SZ	Cache line size, in units of 32-bit words (4 bytes).

11.1.8 Latency Timer

This register provides the minimum amount of time, in PCI clock cycles, that the bus master can retain ownership of the bus whenever it initiates a new transaction. This register is controlled by the host.

Address/offset: 0x0D

Access: Read/Write

Size: 8 bits

Reset Value: 0x00

Bit	Bit Name	Description
7-0	LATENCY_TMR	Latency timer.

11.1.9 Header Type

This register contains the header type information. Default value is loaded from the EEPROM.

Address/offset: 0x0E

Access: Read Only

Size: 8 bits

Reset Value: Refer to [“EEPROM PCI/CardBus Partition”](#) on page 24.

Bit	Bit Name	Description
7-0	HDR_TYPE	Header type 0 = Nonbridge PCI device

11.1.10 Base Address

This register contains the base address for accessing the AR5414 WLAN memory mapped registers. This register is controlled by the host.

Address/offset: 0x10

Access: Bits [15:0] are Read Only (always return 0)

Bits [31:16] are Read/Write

Size: 32 bits

Reset Value: Undefined

Bit	Bit Name	Description
31-0	BASE_ADDR	Base address.

11.1.11 CIS Pointer

This register contains the value of the CIS pointer. Default value is loaded from the EEPROM.

Address/offset: 0x28

Access: Read Only

Size: 32 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
31-0	CIS_PTR	CIS pointer value.

11.1.12 Subsystem Vendor ID

This register contains the subsystem vendor identification number. Default value is loaded from the EEPROM.

Address/offset: 0x2C

Access: Read Only

Size: 16 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
15-0	SSYS_VEND_ID	Subsystem vendor ID.

11.1.13 Subsystem ID

This register contains the subsystem device identification number. Default value is loaded from the EEPROM.

Address/offset: 0x2E

Access: Read Only

Size: 16 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
15-0	SSYS_ID	Subsystem ID.

11.1.14 Capabilities Pointer (CAP_PTR)

This register contains the value of the capabilities pointer. Default value is provided by the AR5414.

Address/offset: 0x34

Access: Read Only

Size: 8 bits

Reset Value: 0x44

Bit	Bit Name	Description
7-0	CAP_PTR	Capabilities pointer value.

11.1.15 Interrupt Line (INT_LINE)

This register contains the host interrupt controller's interrupt line value that the device's interrupt pin is connected to. This register is controlled by the host.

Address/offset: 0x3C

Access: Read/Write

Size: 8 bits

Reset Value: 0x00

Bit	Bit Name	Description
7-0	INT_LINE	Interrupt line value.

11.1.16 Interrupt Pin (INT_PIN)

This register defines which of the four PCI interrupt request pins, a PCI function is connected to. Default is loaded from the EEPROM.

Address/offset: 0x3D

Access: Read only

Size: 8 bits

Reset Value: Refer to ["EEPROM PCI/CardBus Partition"](#) on [page 24](#).

Bit	Bit Name	Description
7-0	INT_PIN	Interrupt pin value.

11.1.17 *MinGnt*

This register contains a value that indicates how long the device (bus-master) retains PCI bus ownership. Default is loaded from the EEPROM.

Address/offset: 0x3E

Access: Read Only

Size: 8 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
7-0	MIN_GNT	Minimum grant value.

11.1.18 *MaxLat*

This register contains the maximum latency value. Default is loaded from the EEPROM.

Address/offset: 0x3F

Access: Read Only

Size: 8 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
7-0	MAX_LAT	Maximum latency value.

11.1.19 *Configuration Timer (CFG_TIMER)*

This register contains the retry limit and TRDY timeout counters. Default value is provided by the AR5414.

Address/offset: 0x40

Access: Read/Write

Size: 32 bits

Reset Value: 0x0000_FF80

Bit	Bit Name	Description
15-0	CFG_TIMER	Retry limit and TRDY timeout counters.
31-16	RES	Reserved. Must be written with zero. Can contain any value on read.

11.1.20 Power Management Capability ID (CFG_PMCAP_ID)

The register contains the power management capability identification. This register is read only and default value is provided by the AR5414.

Address/offset: 0x44

Access: Read Only

Size: 8 bits

Reset Value: 0x01

Bit	Bit Name	Description
7-0	PMCAP_ID	Power management capability ID, always return 0x01 when read.

11.1.21 Next Capability Pointer (CFG_PMCAP_PTR)

This register contains the pointer to the next capability. This register is read only and default value is provided by the AR5414.

Address/offset: 0x45

Access: Read Only

Size: 8 bits

Reset Value: 0x00

Bit	Bit Name	Description
7-0	PMCAP_PTR	Pointer to the next power management capability, always return 0x00 when read.

11.1.22 Power Management Capabilities (CFG_PMCAP)

This register contains the details of the power management functions supported by the device. Default value provided by the EEPROM.

Address/offset: 0x46

Access: Read Only

Size: 16 bits

Reset Value: Refer to [“EEPROM PCI/CardBus Partition”](#) on page 24.

Bit	Bit Name	Description
15-0	PM_CAP	Describes power management capabilities.

11.1.23 Power Management Control/Status (CFG_PMCSR)

This register provides power management control and status information of the device. Default value provided by the EEPROM.

Address/offset: 0x48

Access: Read/Write

Size: 16 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
1-0	PWR_STATE	Power state. Controls power states supported by the device. 00 D0 01 D1 (not supported) 10 D2 (not supported) 11 D3 _{hot}
7-2	RES	Reserved. Must be written with zero. Can contain any value on read.
8	PME_EN	Not supported.
12-9	DATA_SEL	Selects data item reported through CFG_PMDData register.
14-13	PM_DATA_SCALE	Data scale. Read only. Data read from CFG_PMDData register must be multiplied by this factor.
15	PME_STATUS	Not supported.

11.1.24 Power Management Bridge Support Extensions (CFG_PMCSR_ESE)

This register contains the PCI to PCI bridge support extension. This register is read only. Default value is provided by the AR5414.

Address/offset: 0x4A

Access: Read only

Size: 8 bits

Reset Value: 0x00

Bit	Bit Name	Description
7-0	CFG_PMCSR_ESE	PCI to PCI bridge support extension, always return 0x00 when read.

11.1.25 Power Management Data (CFG_PMDATA)

This register contains the power consumed, dissipated and other device-specific operational information. Default value is provided by the EEPROM.

Address/offset: 0x4B

Access: Read only

Size: 8 bits

Reset Value: Refer to “EEPROM PCI/CardBus Partition” on page 24.

Bit	Bit Name	Description
7-0	PM_DATA	Provides power consumption, dissipation or other device-specific operational information in selected PM state. PM states are selected by the DATA_SEL bits in the CFG_PMCSR register.

11.2 Host Interface and Receive Registers

Table 11-3 summarizes the host Rx registers and descriptions of each of these registers, provided by the AR5414. Host interface and Rx registers are located at offset addresses 0x0008 to 0x00F8.

Table 11-3. Host Interface and Receive Register Summary

Offset	Name	Description	Page
0x0008	CR	Command register. Controls the receive FIFO (RxFIFO) and generates software interrupts. RxE enables RxFIFO. RxD is used to disable RxFIFO and gracefully stop writing Rx frames.	page 90
0x000C	RXDP	Receive queue descriptor pointer. Specifies the address of the current Rx descriptor.	page 90
0x0014	CFG	Configuration and status register.	page 91
0x0024	IER	Global interrupt enable register. Controls whether the internal interrupts are allowed to generate an external interrupt on the PCI hardware interrupt line.	page 92
0x0030	TXCFG	Transmit configuration register.	page 92
0x0034	RXCFG	Receive configuration register.	page 94
0x0038	RXJLA	Receive jumbo descriptor last address register. Specifies address of last word written in receive jumbo mode.	page 95
0x0040	MIBC	MIB control register. Control the initialization and update of the MIB counters.	page 95
0x0044	TOPS	Timeout prescale register. Used to prescale the system clock (40 MHz in normal mode, 80 MHz in turbo mode) which is then used as a clock for RXNE, TXNE, and RFGTO.	page 96
0x0048	RXNOFR	RXNOFR timeout register. Generates an interrupt if no Rx frame (successful or error) is received within a programmable timeout.	page 96
0x004C	TXNOFR	TXNOFR timeout register. Generates an interrupt if no Tx frame was sent within a programmable timeout.	page 96

Table 11-3. Host Interface and Receive Register Summary (continued)

Offset	Name	Description	Page
0x0050	RFGTO	Receive frame gap timeout.	page 97
0x0054	RFCNT	Rx frame count register. Sets the number of frames to be received before generating an RXDESC interrupt.	page 97
0x0058	MACMISC	MAC-specific miscellaneous status/control register.	page 97
0x005C	SPC_0	Sleep performance counter 0.	page 98
0x0060	SPC_1	Sleep performance counter 1.	page 98
0x0080	ISR_P	Primary interrupt status register. Summary of all pending interrupts.	page 99
0x0084	ISR_S0	Secondary interrupt status register 0. Tracks the TXOK and TXDESC interrupts from the individual Tx queues.	page 101
0x0088	ISR_S1	Secondary interrupt status register 1. Tracks the TXERR and TXEOL interrupts from the individual Tx queues.	page 102
0x008C	ISR_S2	Secondary interrupt status register 2. Tracks the TXURN and PCI error interrupts from the individual Tx queues.	page 102
0x0090	ISR_S3	Secondary interrupt status register 3. Tracks the QCBROVF and QCBRURN interrupts from the individual Tx queues.	page 103
0x0094	ISR_S4	Secondary interrupt status register 4. Tracks the QTRIG interrupts from the individual Tx queues.	page 104
0x00A0	IMR_P	Primary interrupt mask register. Used to mask individual pending interrupts from the PCI hardware interrupt.	page 104
0x00A4	IMR_S0	Secondary interrupt mask register 0. Used to keep pending TXOK_SI and TXDESC_SI interrupts in ISR_S0 from appearing in TXOK_PI and TXDESC_PI of ISR_P.	page 106
0x00A8	IMR_S1	Secondary interrupt mask register 1. Used to keep pending TXERR_SI and TXEOL_SI interrupts in ISR_S1 from appearing in TXERR_PI and TXEOL_PI of ISR_P.	page 106
0x00AC	IMR_S2	Secondary interrupt mask register 2. Used to keep pending TXURN_SI, MCABT_SI, SERR_SI, and DPERR_SI interrupts in ISR_S2 from appearing in TXURN_PI and HIUERR_PI of ISR_P.	page 107
0x00B0	IMR_S3	Secondary interrupt mask register 3. Used to keep pending QCBROVF_SI, and QCBRURN_SI interrupts in ISR_S3 from appearing in QCBROVF_PI and QCBRURN_PI of ISR_P.	page 108
0x00B4	IMR_S4	Secondary interrupt mask register 4. Used to keep pending QTRIG_SI interrupts in ISR_S4 from appearing in QTRIG_PI of ISR_P.	page 108
0x00C0	ISR_P_RAC	Primary RAC interrupt status register. Summary of all pending interrupts.	page 109
0x00C4	ISR_S0_S	Secondary shadow interrupt status register 0. Summary of TXOK_SI and TXDESC_SI interrupts from the individual Tx queues.	page 111
0x00C8	ISR_S1_S	Secondary shadow interrupt status register 1. Summary of TXERR_SI and TXEOL_SI interrupts from the individual Tx queues.	page 111
0x00CC	ISR_S2_S	Secondary shadow interrupt status register 2. Summary of TXURN_SI interrupts from the individual Tx queues and MCABT_SI, SERR_SI, and DPERR_SI interrupts.	page 112

Table 11-3. Host Interface and Receive Register Summary (continued)

Offset	Name	Description	Page
0x00D0	ISR_S3_S	Secondary shadow interrupt status register 3. Summary of QCBROVF_SI and QCBURN_SI interrupts from the individual Tx queues.	page 113
0x00D4	ISR_S4_S	Secondary shadow interrupt status register 4. Summary of QTRIG_SI interrupts from the individual Tx queues.	page 113

11.2.1 Command (CR)

This register enables and disables Rx and Tx queues. It also provides a software interrupt.

Address offset: 0x0008

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
1-0	RES	Reserved. Must be written with zero. Can contain any value on read.
2	RxE	Receive Enable 0 = Ignore 1 = Enable Rx FIFO
4-3	RES	Reserved. Must be written with zero. Can contain any value on read.
5	RxD	Receive disable 0 = Allow Rx FIFO to be enabled 1 = Disable Rx FIFO
6	SWI	Software interrupt. (one-shot/automatically cleared by hardware so always reads as 0). 0 = Ignore 1 = Trigger software interrupt
31-7	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.2 Receive Queue Descriptor Pointer (RXDP)

This register contains the value of the Rx queue descriptor pointer.

Address offset: 0x000C

Access: Read/Write

Cold reset: Undefined

Warm reset: Unaffected

Bit	Bit Name	Description
1-0	RES	Reserved. Must be written with zero. Can contain any value on read.
31-2	RXDP	Rx descriptor pointer.

11.2.3 Configuration and Status (CFG)

This register configures the Tx and Rx descriptor operations, selects the enhanced turbo mode (108 Mbps operation), and provides status regarding EEPROM and host memory operation.

Address offset: 0x0014
 Access: Read/Write
 Cold reset: 0x0000_0000
 Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	SWTD	0 = Disable 1 = Byteswap Tx descriptor words
1	SWTB	0 = Disable 1 = Byteswap Tx data buffer words
2	SWRD	0 = Disable 1 = Byteswap Rx descriptor words
3	SWRB	0 = Disable 1 = Byteswap Rx data buffer words
4	SWRG	0 = Disable 1 = Byteswap register access (MMR) data words
5	ADHOC	AP/AdHoc indication 0 = AP mode: MAC is operating either as an AP or as a STA in a BSS 1 = AdHoc mode: MAC is operating as a STA in an IBSS.
7–6	RES	Reserved. Must be written with zero. Can contain any value on read.
8	PHY_OK	Currently hardwired to '1'.
9	EEBS	EEPROM busy. Indicates whether the PCI core is accessing off-chip serial EEPROM. Resets to 0x1, but clears when PCI core has completed loading the EEPROM contents after the negation of PCI_RST_L. 0 = EEPROM is idle 1 = EEPROM is busy
10	CLKGATEDIS	Clock gating disable 0 = Allow clock gating in all DMA blocks to operate normally 1 = Disable clock gating in all DMA blocks. For debug use only.
11	DMA_HALT_FOR_RESET	DMA halt in preparation for reset request. Resets to 0x0. 0 = DMA logic operates normally 1 = Request that DMA logic halt as soon as possible so that the SW can reset the MAC. Bit [12] of this register indicates when the halt has taken effect. The DMA halt is not recoverable; once software sets bit [11] to request a DMA halt, the SW must wait for bit [12] to become set, then reset the MAC.
12	DMA_HALT_STATUS	DMA halt status. Read-only. 0 = DMA has not yet halted 1 = DMA has halted
16–13	RES	Reserved. Must be written with zero. Can contain any value on read.
18–17	PCITHR	PCI core master request queue full threshold. 0 = Use default value of 4 pending requests 1 = Use 1 pending requests 2 = Use 2 pending requests 3 = Use 3 pending requests
31–19	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.4 Global Interrupt Enable (IER)

This register globally enables or disables hardware interrupts.

Address offset: 0x0024

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	IER	Enable PCI interrupt 0 = Disable hardware interrupt 1 = Enable hardware interrupt
31-1	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.5 Transmit Configuration (TXCFG)

This register configures the Tx operation.

Address offset: 0x0030

Access: Read/Write

Cold reset: 0x0000_0015

Warm reset: 0x0000_0015

Bit	Bit Name	Description
2-0	SDMAMR	Maximum Burst Size for Master Reads 000 = 4 bytes 001 = 8 bytes 010 = 16 bytes 011 = 32 bytes 100 = 64 bytes 101 = 128 bytes 110 = 256 bytes 111 = 512 bytes
3	RES	Reserved. Must be written with zero. Can contain any value on read.
9-4	TXFULL	Frame trigger level. Specifies the minimum number of bytes, in units of 64 bytes, that must be written into the PCU TxFIFO before the PCU will initiate sending the frame on the air.
10	JUMBOTXD	Jumbo descriptor mode enable. 0 = QCUs treat the BufLen field normally 1 = QCUs scale the Tx descriptor BufLen field by 4096. For example, if the Tx descriptor has a BufLen value of 100, then the QCUs will act as if the BufLen were 100*4096, or 409600, bytes). This mode is debug only.
11	ADHOCBCNPOL	Adhoc beacon ATIM window transmission policy. 0 = If the ATIM window ends before the station can send its beacon, the station cancels its beacon transmission 1 = Station continues to attempt to send its beacon until it is able to do so, regardless of the status of the ATIM window

Bit	Bit Name	Description
12	ADHOCFRAGPOL	Fragment burst versus ATIM window defer disable. 0 = In Adhoc mode only, if the ATIM window begins in the middle of a fragment burst, halt the burst and allow frames from other DCUs (for example, DCUs generating the beacon and CAB traffic) to proceed. Resume the fragment burst after the ATIM window ends and after following the normal DCF channel access procedure. 1 = Pause the fragment burst for the duration of the ATIM window, but do not allow frames from other DCUs to appear on the air. Meant as a debugging mode or if a problem is suspected with the fragment burst deferral logic.
13	RES	Reserved. Must be written with zero. Can contain any value on read.
14	RDYDIS	ReadyTime/CBR disable for QCUs 8-9. When the MAC is running at a clock rate of 32 MHz or slower, this bit must be set and only the ASAP frame scheduling policy may be selected for QCUs 8-9. QCUs 0-7 may continue to use any frame scheduling policy. This mode is debug only, because the MAC clock rate is at least 40 MHz in normal operation. 0 = MAC clock rate is at least 33 MHz. Enable all frame scheduling policies for all QCUs. 1 = MAC clock rate is 32 MHz or slower. Disable non-ASAP FSP for QCUs 8-9 so that CBR and ReadyTime logic will continue to operate correctly for QCUs 0-7.
15	DCUDBDIS	DCU double-buffering disable. 0 = Allow the DCUs to use both of the PCU transmit FIFOs so that while one frame is being transmitted, the next frame can be DMA'ed (frame double buffering). 1 = Force the DCUs to use only one of the PCU's transmit FIFOs. Debugging mode only, or if a problem is suspected with the DCU/PCU interaction with frame double-buffering.
16	DCUCSHDIS	DCU intraframe caching disable. Debugging purposes only.
31-17	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.6 Receive Configuration (RXCFG)

This register configures the receive operation.

Address offset: 0x0034

Access: Read/Write

Cold reset: 0x0000_0005

Warm reset: 0x0000_0005

Bit	Bit Name	Description
2–0	SDMAMW	Maximum Burst Size for Master Writes. 000 = 4 bytes 001 = 8 bytes 010 = 16 bytes 011 = 32 bytes 100 = 64 bytes 101 = 128 bytes 110 = 256 bytes 111 = 512 bytes
4–3	RXZERO	Zero Length Frame DMA Enable. 0 = Disable DMA of all zero-length frames. DMA logic will suppress all zero-length frames. Reception of zero-length frames will be invisible to the host (they will neither appear in host memory nor consume a receive descriptor). 1 = Enable chirp/double-chirp DMA only. Only chirps and double-chirps are DMA'ed into host memory like normal (non-zero-length) frames; all other zero-length frames are suppressed. A chirp or double-chirp zero-length frame can be identified by its receive descriptor, which will have a DataLen field of zero, the More bit clear, the Done and PHYErr bits set, and the PHYErr code set to the value for chirp or double-chirp. The PHYErr code is 0x08 for chirp and 0x03 for double-chirp. 2 = Enable DMA of all zero-length frames. All zero-length frames will be DMA'ed into host memory just like normal (non-zero-length) frames. 3 = Reserved.
5	JUMBORXD	Jumbo descriptor mode enable. 0 = DRU treats the BufLen field normally. 1 = DRU scales the Rx descriptor BufLen field by 40%. For example, if the Rx descriptor has a BufLen value of 100, then the DRU will act as if the BufLen were 100*40%, or 40, bytes. This mode is debug only.
6	JUMBOWRP	0 = After reaching end of jumbo descriptor's data buffer, proceed to next descriptor. 1 = After reaching end of jumbo descriptor's data buffer, re-transfer the same descriptor's data buffer again. This means the descriptor's data buffer will be overwritten with data from the PCU repeatedly in an infinite loop.
7	ADHOCSLPFLSH	Sleep entry policy when frames are pending in the PCU RX FIFO. 0 = The DMA receive logic will require all frames to be drained from the PCU's RX FIFO before allowing the chip to sleep (default). 1 = The DMA receive logic will allow the chip to sleep even when frames are pending in the PCU's RX FIFO. Debugging mode only, or if a suspected operation occurs in the DMA's tracking of the PCU's RX FIFO frame count.
31–8	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.7 Receive Jumbo Descriptor Last Address (RXJLA)

This register contains the value of the receive queue descriptor pointer.

Address offset: 0x0038

Access: Read Only

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
31-0	RXJLA	Address of last word written in receive jumbo mode. See JUMBORXD, bit 5, of "Receive Configuration (RXCFG)" on page 94 . Valid only after jumbo mode has been entered and then exited by setting and then clearing the JUMBORXD bit of RXCFG.

11.2.8 Management Information Base Control (MIBC)

This register controls the MIB counters.

Address offset: 0x0040

Access: Read/Write

Cold reset: 0x0000_0006

Warm reset: 0x0000_0006

Bit	Bit Name	Description
0	COW	Counter Overflow Warning 0 = All counters are below the warning threshold 1 = At least one counter has reached the warning threshold
1	FMC	Freeze MIB Counters 0 = Allow MIB counters to update 1 = MIB counters frozen at current value
2	CMC	Clear MIB Counters 0 = Allow MIB counters to update 1 = MIB counters forced to zero
3	MCS	MIB Counter Strobe. This bit is a one-shot and always reads as zero. 0 = No effect 1 = Increment all MIB counters by one
31-4	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.9 Timeout Prescale (TOPS)

This register sets the prescale count for interrupt-related timeouts.

Address offset: 0x0044

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
15-0	TOPS	Timeout prescale count. Value for interrupt-related timeouts in core clock cycles. A value of zero disables the prescale counter.
31-16	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.10 RXNOFR Timeout (RXNF)

This register sets the time to wait before generating an interrupt to indicate that no frame has been received.

Address offset: 0x0048

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	RXNOFRM	No frame received timeout. The number of TOPS clock cycles to wait before generating an interrupt if no frame is received. The associated interrupt is disabled if this field is zero.
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.11 TXNOFR Timeout (TXNF)

This register sets the time to wait before generating an interrupt to indicate that no frame has been transmitted (that is, no attempts for transmission, both Tx queues remained empty).

Address offset: 0x004C

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TXNOFRM	No frame transmitted timeout. The number of TOPS clock cycles to wait before generating an interrupt if no frame is transmitted. The associated interrupt is disabled if this field is zero.
19-10	TXNFM	QCU mask. Specifies the QCU set for which frame completions causes a reset of the TXNOFRM timeout. For each bit position corresponding to a QCU: 0 = Ignore frames transmitted by this QCU 1 = Watch this QCU for transmitted frames
31-20	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.12 Rx Frame Gap Timeout (RFGTO)

This register sets the delay between received frames after which a RxDESC interrupt will be generated.

Address offset: 0x0050

Access: Read/Write

Cold reset: 0x0000_001F

Warm reset: 0x0000_001F

Bit	Bit Name	Description
9-0	RXTOLIM	Rx timeout count limit.
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.13 Rx Frame Count Limit (RFCNT)

This register sets the limit on the number of received frames before generating a RXDESC. Refer to “[Primary Interrupt Status \(ISR_P\)](#)” on [page 99](#).

Address offset: 0x0054

Access: Read/Write

Cold reset: 0x0000_001F

Warm reset: 0x0000_001F

Bit	Bit Name	Description
4-0	RFCNT	Rx frame count limit. The AR5414 maintains an internal counter and increments it each time that it receives a new frame. When the internal counter's value is equal to RFCNT plus 1, the AR5414 sets the CR[RXDESC_INT] bit and signals an interrupt. The associated interrupt is disabled if the value of these bits equals 0x1F (decimal 31).
31-5	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.14 MAC-specific Miscellaneous Status/Control (MACMISC)

This register control the internal debugging features that are not needed under normal operation.

Address offset: 0x0058

Access: Read/Write

Bit	Bit Name	Description
4-0	RES	Reserved. Must be written with zero. Can contain any value on read.
8-5	DMAOBSSSEL	DMA observation bus mux select.
11-9	MISCOBSSSEL	MISC observation bus mux select.
31-18	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.15 Sleep Performance Counter 0 (SPC_0)

This register sets the total number of cycles, in units of 256 sleep clocks, that the chip's core clock was running.

Address offset: 0x005C

Access: Read and clear

Cold reset: 0x0000_001F

Warm reset: 0x0000_001F

Bit	Bit Name	Description
23-0	WAKECNT	The total number of cycles, in units of 256 sleep clocks, that the chip's core clock was running.
31-24	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.16 Sleep Performance Counter 1 (SPC_1)

This register sets the total number of cycles, in units of 256 sleep clocks, that the chip's core clock was stopped.

Address offset: 0x0060

Access: Read and clear

Cold reset: 0x0000_001F

Warm reset: 0x0000_001F

Bit	Bit Name	Description
23-0	SLEEPCNT	The total number of cycles, in units of 256 sleep clocks, that the chip's core clock was stopped. Note that if the baseband sleep control logic is programmed such that it does not shut off the core clock when the MAC requests it to do so, then the SPC_1 counter will not increment as the chip is remaining awake even though the MAC sleep logic is instructing the baseband logic to turn off the core clock.
31-24	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.17 Primary Interrupt Status (ISR_P)

Refer to “[Host Interface Unit Interrupts](#)” on [page 18](#) for details on accessing primary ISR bits.

Address offset: 0x0080

Access: Read/Write (one-to-clear)

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	RXOK_PI	Frame was received with no errors 0 = No interrupt 1 = Interrupt pending
1	RXDESC_PI	Frame was received and InterReq in the descriptor was set 0 = No interrupt 1 = Interrupt pending
2	RXERR_PI	Frame was received with errors 0 = No interrupt 1 = Interrupt pending
3	RXNOFRM_PI	No frame received for RXNOFRM timeout clocks 0 = No interrupt 1 = Interrupt pending
4	RXEOL_PI	Rx descriptor fetch logic has no more Rx descriptors available 0 = No interrupt 1 = Interrupt pending
5	RXORN_PI	RxFIFO overrun 0 = No interrupt 1 = Interrupt pending
6	TXOK_PI	Logical OR of all TXOK bits in secondary ISR_0. Indicates that at least one frame was completed with no errors 0 = No interrupt 1 = Interrupt pending
7	TXDESC_PI	Logical OR of all TXDESC bits in secondary ISR_0. Indicate a Tx frame completed with the InterReq bit set in the Tx descriptor 0 = No interrupt 1 = Interrupt pending
8	TXERR_PI	Logical OR of all TXERR bits in secondary ISR_1. Indicates that at least one frame was completed with an error 0 = No interrupt 1 = Interrupt pending
9	TXNOFR_PI	No frames transmitted for TXNOFR timeout clocks. Only one TXNOFR bit exists for all QCUs. Refer to “ TXNOFR Timeout (TXNF) ” on page 96 for details. 0 = No interrupt 1 = Interrupt pending

Bit	Bit Name	Description
10	TXEOL_PI	Logical OR of all TXEOL bits in secondary ISR_1. Indicates that at least one Tx descriptor fetch state machine has no more Tx descriptors available. 0 = No interrupt 1 = Interrupt pending
11	TXURN_PI	Logical OR of all TXURN bits in secondary ISR_2. Indicates that the PCU reported a TxFIFO underrun for at least one QCU's frame. 0 = No interrupt 1 = Interrupt pending
12	MIB_PI	One of the MIB registers has reached its threshold. 0 = No interrupt 1 = Interrupt pending
13	SWI_PI	Software interrupt signalled. Refer to "Command (CR)" on page 90. 0 = No interrupt 1 = Interrupt pending
14	RXPHY_PI	The PHY signalled an error on a received frame. 0 = No interrupt 1 = Interrupt pending
15	RXKCM_PI	Key cache miss. A frame was received with the key cache miss receive status bit set. 0 = No interrupt 1 = Interrupt pending
16	SWBA_PI	PCU has signalled a software beacon alert. 0 = No interrupt 1 = Interrupt pending
17	BRSSI_PI	The RSSI of a received beacon has fallen below a programmable threshold 0 = No interrupt 1 = Interrupt pending
18	BMISS_PI	A beacon has not been received during a programmable threshold 0 = No interrupt 1 = Interrupt pending
19	HIUERR_PI	HIU block has encountered an error. The HIU is the logical OR of all SSERR, DPERR, and MCABT bits in secondary ISR_2 0 = No interrupt 1 = Interrupt pending
20	BNR_PI	Beacon not ready. Indicates that the QCU marked as being used for beacons (refer to "Miscellaneous QCU Control (Q_MISC)" on page 119) received a DMA beacon alert when the queue contained no frames. 0 = No interrupt 1 = Interrupt pending
21	RXCHIRP	Indicates that the PHY reported a chirp was received.
22	RES	Reserved. Must be written with zero. Can contain any value on read.
23	BCNMISC_PI	Miscellaneous beacon-related interrupts. This bit is the logical OR of the TIM, CABEND, DTIMSYNC, SCNTO, CABTO, and DTIM bits in ISR_2 register.

Bit	Bit Name	Description
24	GPIO_PI	A programmable GPIO pin was asserted. Interrupt generated by GPIO logic (refer to "GPIO Control (GPIOCR)" on page 140) 0 = No interrupt 1 = Interrupt pending
25	QCBROVF_PI	Logical OR of all QCBROVF bits in secondary ISR_3. Indicates that at least one QCU's CBR expired counter has reached the value of the QCU's CBROVFL parameter. 0 = No interrupt 1 = Interrupt pending
26	QCBRURN_PI	Logical OR of all QCBRURN bits in secondary ISR_3. Indicates that at least one QCU's frame scheduling trigger event occurred when no frames were present on the queue. 0 = No interrupt 1 = Interrupt pending
27	QTRIG_PI	Logical OR of all QTRIG bits in secondary ISR_4. Indicates that at least one QCU's frame scheduling trigger event has occurred. 0 = No interrupt 1 = Interrupt pending
31-28	RES	Reserved. Must be written with zero. On read, can contain any value.

11.2.18 Secondary Interrupt Status 0 (ISR_S0)

Address offset: 0x0084

Access: Read/Write (one-to-clear)

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TXOK_SI	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU with errors
15-10	RES	Reserved. Must be written with zero. Can contain any value on read.
25-16	TXDESC_SI	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU and InterReq in the descriptor was set
31-26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.19 Secondary Interrupt Status 1 (ISR_S1)

Address offset: 0x0088

Access: Read/Write (one-to-clear)

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9–0	TXERR_SI	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU with errors
15–10	RES	Reserved. Must be written with zero. On read, can contain any value.
25–16	TXEOL_SI	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU with a null LinkPtr in the Tx descriptor
31–26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.20 Secondary Interrupt Status 2 (ISR_S2)

Address offset: 0x008C

Access: Read/Write (one-to-clear)

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9–0	TXURN_SI	For each bit position corresponding to a QCU: 0 = No interrupt. 1 = This QCU underflowed while transmitting.
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
16	MCABT_SI	Set if the PCI bus signals a master cycle abort. During a MAC-initiated master read or write cycle, the PCI/CardBus Interface received either a Target Abort on the PCI bus because the target explicitly aborted the transaction, or the PCI/CardBus Interface received a Master Abort on the PCI bus because no target ever responded to the transaction. 0 = No interrupt 1 = PCI master cycle abort
17	SSERR_SI	Signalled system error. Set if a parity error is detected on a PCI address cycle. 0 = No interrupt 1 = PCI system error
18	DPERR_SI	Detected parity error. Set if a parity error is detected on a PCI data cycle. 0 = No interrupt 1 = PCI data parity error
23–19	RES	Reserved. Must be written with zero. Can contain any value on read.
24	TIM	A beacon was received with the local station's bit set in the TIM element.
25	CABEND	End of CAB traffic. A CAB frame was received with the 'more data' bit clear in the frame control field.

Bit	Bit Name	Description
26	DTIMSYNC	DTIM synchronization lost. A beacon was received that was expected to be a DTIM but was not, or a beacon was received that was not expected to be a DTIM but was.
27	BCNTO	Beacon timeout. TBTT occurred and the station began waiting to receive a beacon, but no beacon was received before the PCU's beacon timeout expired.
28	CABTO	CAB timeout. A beacon was received that indicated that the station should expect to receive CAB traffic. However, the PCU's CAB timeout expired either because the station received no CAB traffic, or because the station received some CAB traffic but never received a CAB frame with the 'more data' bit in the frame control field (which would indicate the final CAB frame).
29	DTIM	A beacon was received with the DTIM bit set and a DTIM count value of zero.
30	TSFOOR	TSF out of range. Indicates that the corrected TSF received from a beacon differs from the PCU's internal TSF by more than a programmable threshold.
31	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.21 Secondary Interrupt Status 3 (ISR_S3)

Address offset: 0x0090

Access: Read/Write (one-to-clear)

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	QCBROVF_SI	For each bit position corresponding to a QCU: 0 = No interrupt 1 = CBR expired counter for this QCU reached threshold
15-10	RES	Reserved. Must be written with zero. Can contain any value on read.
25-16	QCBURN_SI	For each bit position corresponding to a QCU: 0 = No interrupt 1 = This QCU received a trigger but there were no frames
31-26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.22 Secondary Interrupt Status 4 (ISR_S4)

Address offset: 0x0094

Access: Read/Write (one-to-clear)

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9–0	QTRIG_SI	For each bit position corresponding to a QCU: 0 = No interrupt 1 = This QCU received an enabled trigger event
31–10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.23 Primary Interrupt Mask (IMR_P)

Address offset: 0x00A0

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	RXOK_PM	Interrupt mask for RXOK_PI. 0 = Disable interrupt 1 = Enable interrupt
1	RXDESC_PM	Interrupt mask for RXDESC_PI. 0 = Disable interrupt 1 = Enable interrupt
2	RXERR_PM	Interrupt mask for RXERR_PI. 0 = Disable interrupt 1 = Enable interrupt
3	RXNOFR_PM	Interrupt mask for RXNOFR_PI. 0 = Disable interrupt 1 = Enable interrupt
4	RXEOL_PM	Interrupt mask for RXEOL_PI. 0 = Disable interrupt 1 = Enable interrupt
5	RXORN_PM	Interrupt mask for RXORN_PI. 0 = Disable interrupt 1 = Enable interrupt
6	TXOK_PI	Interrupt mask for TXOK_PI. 0 = Disable interrupt. 1 = Enable interrupt.
7	TXDESC_PI	Interrupt mask for TXDESC_PI. 0 = Disable interrupt 1 = Enable interrupt
8	TXERR_PI	Interrupt mask for TXERR_PI. 0 = Disable interrupt 1 = Enable interrupt

Bit	Bit Name	Description
9	TXNOFR_PI	Interrupt mask for TXNOFR_PI. 0 = Disable interrupt 1 = Enable interrupt
10	TXEOL_PI	Interrupt mask for TXEOL_PI. 0 = Disable interrupt 1 = Enable interrupt
11	TXURN_PI	Interrupt mask for TXURN_PI. 0 = Disable interrupt 1 = Enable interrupt
12	MIB_PI	Interrupt mask for MIB_PI. 0 = Disable interrupt 1 = Enable interrupt
13	SWI_PI	Interrupt mask for SWI_PI. 0 = Disable interrupt 1 = Enable interrupt
14	RXPHY_PI	Interrupt mask for RXPHY_PI. 0 = No interrupt 1 = Interrupt pending
15	RXKCM_PI	Interrupt mask for RXKCM_PI. 0 = Disable interrupt 1 = Enable interrupt
16	SWBA_PI	Interrupt mask for SWBA_PI. 0 = Disable interrupt 1 = Enable interrupt
17	BRSSI_PI	Interrupt mask for BRSSI_PI. 0 = Disable interrupt 1 = Enable interrupt
18	BMISS_PI	Interrupt mask for BMISS_PI. 0 = Disable interrupt 1 = Enable interrupt
19	HIUERR_PI	Interrupt mask for HIUERR_PI. 0 = Disable interrupt 1 = Enable interrupt
20	BNR_PI	Interrupt mask for BNR_PI 0 = Disable interrupt 1 = Enable interrupt
21	RXCHIRP_PI	RXCHIRP interrupt enable.
22	RES	Reserved. Must be written with zero. Can contain any value on read.
23	BCNMISC_PI	Beacon miscellaneous.
24	GPIO_PI	Interrupt mask for GPIO_PI. 0 = Disable interrupt 1 = Enable interrupt
25	QCBROVF_PI	Interrupt mask for QCBROVF_PI. 0 = Disable interrupt 1 = Enable interrupt

Bit	Bit Name	Description
26	QCBURN_PI	Interrupt mask for QCBURN_PI. 0 = Disable interrupt 1 = Enable interrupt
27	QTRIG_PI	Interrupt mask for QTRIG_PI. 0 = Disable interrupt 1 = Enable interrupt
31-28	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.24 Secondary Interrupt Mask 0 (IMR_S0)

Address offset: 0x00A4

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TXOK_SM	For each bit position corresponding to a QCU: 0 = Disable TXOK interrupt for this QCU 1 = Enable TXOK interrupt for this QCU
15-10	RES	Reserved. Must be written with zero. On read, can contain any value.
25-16	TXDESC_SM	For each bit position corresponding to a QCU: 0 = Disable TXDESC interrupt for this QCU 1 = Enable TXDESC interrupt for this QCU
31-26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.25 Secondary Interrupt Mask Register 1 (IMR_S1)

Address offset: 0x00A8

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TXERR_SM	For each bit position corresponding to a QCU: 0 = Disable TXERR interrupt for this QCU 1 = Enable TXERR interrupt for this QCU
15-10	RES	Reserved. Must be written with zero. Can contain any value on read.
25-16	TXEOL_SM	For each bit position corresponding to a QCU: 0 = Disable TXEOL interrupt for this QCU 1 = Enable TXEOL interrupt for this QCU
31-26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.26 Secondary Interrupt Mask Register 2 (IMR_S2)

Address offset: 0x00AC

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9–0	TXURN_SM	For each bit position corresponding to a QCU: 0 = Disable TXURN interrupt for this QCU 1 = Enable TXURN interrupt for this QCU
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
16	MCABT_SM	Set if the PCI bus signals a master cycle abort. 0 = Disable MCABT interrupt for this QCU 1 = Enable MCABT interrupt for this QCU
17	SERR_SM	Set if a parity error is detected on a PCI address cycle. 0 = Disable SERR interrupt for this QCU 1 = Enable SERR interrupt for this QCU
18	DPERR_SM	Set if a parity error is detected on a PCI data cycle. 0 = Disable DPERR interrupt for this QCU 1 = Enable DPERR interrupt for this QCU
23–19	RES	Reserved. Must be written with zero. Can contain any value on read.
24	TIM_SM	TIM interrupt enable.
25	CABEND_SM	CABEND interrupt enable.
26	DTIMSYNC_SM	DTIMSYNC interrupt enable.
27	BCNTO_SM	BCNT interrupt enable.
28	CABTO_SM	CABTO interrupt enable.
29	DTIM	DTIM interrupt enable.
30	TSFOOR	TSF out of range.
31	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.27 Secondary Interrupt Mask Register 3 (IMR_S3)

Address offset: 0x00B0

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	QCBROVF_SM	For each bit position corresponding to a QCU: 0 = Disable QCBROVF interrupt for this QCU 1 = Enable QCBROVF interrupt for this QCU
15-10	RES	Reserved. Must be written with zero. Can contain any value on read.
25-16	QCBRURN_SM	For each bit position corresponding to a QCU: 0 = Disable QCBRURN interrupt for this QCU 1 = Enable QCBRURN interrupt for this QCU
31-26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.28 Secondary Interrupt Mask Register 4 (IMR_S4)

Address offset: 0x00B4

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	QTRIG_SM	For each bit position corresponding to a QCU: 0 = Disable QTRIG interrupt for this QCU 1 = Enable QTRIG interrupt for this QCU
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.29 Primary RAC Interrupt Status (ISR_P_RAC)

This register contains the (RAC) interrupt status. A read from this location atomically performs the following:

- Copies all secondary ISRs into the corresponding secondary ISR shadow registers (“Secondary Interrupt Status 0 (ISR_S0)” on page 101 is copied to “Secondary Shadow Interrupt Status 0 (ISR_S0_S)” on page 111, and so forth).
- Clears all bits of the “Primary Interrupt Status (ISR_P)” on page 99, as well as all bits of all secondary ISRs (“Secondary Interrupt Status 0 (ISR_S0)” on page 101 through “Secondary Interrupt Status 4 (ISR_S4)” on page 104.
- Returns the contents of the ISR_P.

Address offset: 0x00C0

Access: Read-and-clear/No Write access

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
0	RXOK_RAC	Frame was received with no errors. 0 = No interrupt 1 = Interrupt pending
1	RXDESC_RAC	Frame was received and InterReq in the descriptor was set. 0 = No interrupt 1 = Interrupt pending
2	RXERR_RAC	Frame was received with errors. 0 = No interrupt 1 = Interrupt pending
3	RXNOFR_RAC	No frame received for RXNOFR timeout clocks. 0 = No interrupt 1 = Interrupt pending
4	RXEOL_RAC	Rx descriptor fetch logic has no more Rx descriptors available. 0 = No interrupt 1 = Interrupt pending
5	RXORN_RAC	RxFIFO overrun. 0 = No interrupt 1 = Interrupt pending
6	TXOK_RAC	Logical OR of all TXOK bits in ISR_S0. 0 = No interrupt 1 = Interrupt pending
7	TXDESC_RAC	Logical OR of all TXDESC bits in ISR_S0. 0 = No interrupt 1 = Interrupt pending
8	TXERR_PI	Logical OR of all TXERR bits in ISR_S1. 0 = No interrupt 1 = Interrupt pending
9	TXNOFR_RAC	No frames transmitted for TXNOFR timeout clocks. 0 = No interrupt 1 = Interrupt pending
10	TXEOL_RAC	Logical OR of all TXEOL bits in ISR_S1. 0 = No interrupt 1 = Interrupt pending
11	TXURN_RAC	Logical OR of all TXURN bits in ISR_S2. 0 = No interrupt 1 = Interrupt pending

Bit	Bit Name	Description
12	MIB_RAC	One of the MIB registers has reached its threshold. 0 = No interrupt 1 = Interrupt pending
13	SWI_RAC	Software interrupt signalled. 0 = No interrupt 1 = Interrupt pending
14	RXPHY_RAC	PHY signaled an error on a received frame. 0 = No interrupt 1 = Interrupt pending
15	RXKCM_RAC	A frame was received that did not match in the key cache. 0 = No interrupt 1 = Interrupt pending
16	SWBA_RAC	PCU has signaled a software beacon alert. 0 = No interrupt 1 = Interrupt pending
17	BRSSI_RAC	The RSSI of a received beacon has fallen below a programmable threshold. 0 = No interrupt 1 = Interrupt pending
18	BMISS_RAC	A beacon has not been received during a programmable threshold. 0 = Disable interrupt 1 = Enable interrupt
19	HIUERR_RAC	Logical OR of the SSERR, DPERR, and MCABT bits in ISR_S2. 0 = No interrupt 1 = Interrupt pending
20	BNR_RAC	Beacon not ready. 0 = No interrupt 1 = Interrupt pending
21	RXCHIRP_RAC	Indicates that the PHY reported a chirp was received.
22	RES	Reserved. Must be written with zero. On read, can contain any value.
23	TIM_RAC	A beacon was received with this STA's TIM bit set. 0 = No interrupt 1 = Interrupt pending
24	GPIO_RAC	A programmable GPIO pin was asserted. 0 = No interrupt 1 = Interrupt pending
25	QCBROVF_RAC	Logical OR of all QCBROVF bits in ISR_S3. 0 = No interrupt 1 = Interrupt pending
26	QCBRURN_RAC	Logical OR of all QCBRURN bits in ISR_S3. 0 = No interrupt 1 = Interrupt pending
27	QTRIG_RAC	Logical OR of all QTRIG bits in ISR_S4. 0 = No interrupt 1 = Interrupt pending
31-28	RES	Reserved. Must be written with zero. On read, can contain any value.

11.2.30 Secondary Shadow Interrupt Status 0 (ISR_S0_S)

Address offset: 0x00C4

Access: Read Only

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
9–0	TXOK_SS	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU with no errors
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
25–16	TXDESC_SS	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU and InterReq in the Tx descriptor was set
31–26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.31 Secondary Shadow Interrupt Status 1 (ISR_S1_S)

Address offset: 0x00C8

Access: Read Only

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
9–0	TXERR_SS	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU with no errors
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
25–16	TXEOL_SS	For each bit position corresponding to a QCU: 0 = No interrupt 1 = A frame was transmitted from this QCU with a null LinkPtr in the Tx descriptor
31–26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.32 Secondary Shadow Interrupt Status 2 (ISR_S2_S)

Address offset: 0x00CC

Access: Read Only

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
9–0	TXURN_SM	For each bit position corresponding to a QCU: 0 = No interrupt 1 = This QCU underflowed while transmitting
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
16	MCABT_SM	Signal PCI master cycle abort. 0 = No interrupt 1 = PCI master cycle abort
17	SSERR_SM	Signal PCI system error. 0 = No interrupt 1 = PCI system error
18	DPERR_SM	Signal PCI data parity error. 0 = No interrupt 1 = PCI data parity error
23–19	RES	Reserved. Must be written with zero. Can contain any value on read.
24	TIM	A beacon was received with the local station's bit set in the TIM element.
25	CABEND	End of CAB traffic. A CAB frame was received with the 'more data' bit clear in the frame control field.
26	DTIMSYNC	DTIM synchronization lost. A beacon was received that was expected to be a DTIM but was not, or a beacon was received that was not expected to be a DTIM but was.
27	BCNTO	Beacon timeout. TBTT occurred and the station began waiting to receive a beacon, but no beacon was received before the PCU's beacon timeout expired.
28	CABTO	CAB timeout. A beacon was received that indicated that the station should expect to receive CAB traffic. However, the PCU's CAB timeout expired either because the station received no CAB traffic, or because the station received some CAB traffic but never received a CAB frame with the 'more data' bit in the frame control field (which would indicate the final CAB frame).
29	DTIM	A beacon was received with the DTIM bit set and a DTIM count value of zero.
30	TSFOOR	TSF out of range. Indicates that the corrected TSF received from a beacon differs from the PCU's internal TSF by more than a programmable threshold.
31	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.33 Secondary Shadow Interrupt Status 3 (ISR_S3_S)

Address offset: 0x00D0

Access: Read Only

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
9–0	QCBROVF_SS	For each bit position corresponding to a QCU: 0 = No interrupt 1 = CBR expired counter for this QCU reached threshold
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
25–16	QCBRURN_SS	For each bit position corresponding to a QCU: 0 = No interrupt 1 = This QCU received a trigger but there were no frames
31–26	RES	Reserved. Must be written with zero. Can contain any value on read.

11.2.34 Secondary Shadow Interrupt Status 4 (ISR_S4_S)

Address offset: 0x00D4

Access: Read Only

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
9–0	QTRIG_SS	For each bit position corresponding to a QCU: 0 = No interrupt 1 = This QCU received an enabled trigger event
31–10	RES	Reserved. Must be written with zero. On read, can contain any value.

11.3 QCU Registers

Table 11-4 summarizes the QCU registers and their descriptions provided by the AR5414. These registers control the QCU operation. Some registers are global and affect all QCUs, while others affect individual QCUs. The QCUs are numbered 0 to 9 and are identical. QCU registers are located at offset addresses 0x0800 to 0x0A40.

Table 11-4. QCU Register Summary

Offset	Name	Description	Page
0x0800	Q_TXDP_0	Tx descriptor pointer for QCU 0.	page 116
0x0804	Q_TXDP_1	Tx descriptor pointer for QCU 1.	page 116
0x0808	Q_TXDP_2	Tx descriptor pointer for QCU 2.	page 116
0x080C	Q_TXDP_3	Tx descriptor pointer for QCU 3.	page 116
0x0810	Q_TXDP_4	Tx descriptor pointer for QCU 4.	page 116
0x0814	Q_TXDP_5	Tx descriptor pointer for QCU 5.	page 116
0x0818	Q_TXDP_6	Tx descriptor pointer for QCU 6.	page 116
0x081C	Q_TXDP_7	Tx descriptor pointer for QCU 7.	page 116
0x0820	Q_TXDP_8	Tx descriptor pointer for QCU 8.	page 116
0x0824	Q_TXDP_9	Tx descriptor pointer for QCU 9.	page 116
0x0840	Q_TXE	QCU Tx queue enable. Enables the TxFIFO to process descriptors and send frames.	page 117
0x0880	Q_TXD	QCU Tx queue disable. Enables the TxFIFO to gracefully stop sending Tx frames.	page 117
0x08C0	Q_CBRCFG_0	CBR configuration for QCU 0. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08C4	Q_CBRCFG_1	CBR configuration for QCU 1. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08C8	Q_CBRCFG_2	CBR configuration for QCU 2. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08CC	Q_CBRCFG_3	CBR configuration for QCU 3. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08D0	Q_CBRCFG_4	CBR configuration for QCU 4. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08D4	Q_CBRCFG_5	CBR configuration for QCU 5. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08D8	Q_CBRCFG_6	CBR configuration for QCU 6. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117

Table 11-4. QCU Register Summary (continued)

Offset	Name	Description	Page
0x08DC	Q_CBRCFG_7	CBR configuration for QCU 7. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08E0	Q_CBRCFG_8	CBR configuration for QCU 8. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x08E4	Q_CBRCFG_9	CBR configuration for QCU 9. Sets the period between QCU CBR (constant bit rate) triggers and controls when a CBR overflow interrupt is generated.	page 117
0x0900	Q_RDYTIMECFG_0	Readytime configuration for QCU 0. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0904	Q_RDYTIMECFG_1	Readytime configuration for QCU 1. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0908	Q_RDYTIMECFG_2	Readytime configuration for QCU 2. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x090C	Q_RDYTIMECFG_3	Readytime configuration for QCU 3. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0910	Q_RDYTIMECFG_4	Readytime configuration for QCU 4. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0914	Q_RDYTIMECFG_5	Readytime configuration for QCU 5. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0918	Q_RDYTIMECFG_6	Readytime configuration for QCU 6. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x091C	Q_RDYTIMECFG_7	Readytime configuration for QCU 7. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0920	Q_RDYTIMECFG_8	Readytime configuration for QCU 8. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0924	Q_RDYTIMECFG_9	Readytime configuration for QCU 9. Controls how long a QCU is allowed to schedule Tx frames.	page 118
0x0940	Q_ONESHOTARM_SC	Set oneshot arm. Allows a single frame to be sent when a trigger event occurs. ONESHOTSET arms the oneshot function.	page 118
0x0980	Q_ONESHOTARM_CC	Clear oneshot arm. Allows a single frame to be sent when a trigger event occurs. ONESHOTCLR disarms the oneshot function.	page 118
0x09C0	Q_MISC_0	Miscellaneous control for QCU 0.	page 119
0x09C4	Q_MISC_1	Miscellaneous control for QCU 1.	page 119
0x09C8	Q_MISC_2	Miscellaneous control for QCU 2.	page 119
0x09CC	Q_MISC_3	Miscellaneous control for QCU 3.	page 119
0x09D0	Q_MISC_4	Miscellaneous control for QCU 4.	page 119
0x09D4	Q_MISC_5	Miscellaneous control for QCU 5.	page 119
0x09D8	Q_MISC_6	Miscellaneous control for QCU 6.	page 119
0x09DC	Q_MISC_7	Miscellaneous control for QCU 7.	page 119
0x09E0	Q_MISC_8	Miscellaneous control for QCU 8.	page 119
0x09E4	Q_MISC_9	Miscellaneous control for QCU 9.	page 119

Table 11-4. QCU Register Summary (continued)

Offset	Name	Description	Page
0x0A00	Q_STS_0	Miscellaneous status for QCU 0.	page 121
0x0A04	Q_STS_1	Miscellaneous status for QCU 1.	page 121
0x0A08	Q_STS_2	Miscellaneous status for QCU 2.	page 121
0x0A0C	Q_STS_3	Miscellaneous status for QCU 3.	page 121
0x0A10	Q_STS_4	Miscellaneous status for QCU 4.	page 121
0x0A14	Q_STS_5	Miscellaneous status for QCU 5.	page 121
0x0A18	Q_STS_6	Miscellaneous status for QCU 6.	page 121
0x0A1C	Q_STS_7	Miscellaneous status for QCU 7.	page 121
0x0A20	Q_STS_8	Miscellaneous status for QCU 8.	page 121
0x0A24	Q_STS_9	Miscellaneous status for QCU 9.	page 121
0x0A40	Q_RDYTIMESHDN	ReadyTimeShutdown. Set whenever readytime expires while frames are pending in the QCU. This indicates whether all the available frames in a QCU were transmitted before the readytime expired.	page 121
0x0B00	Q_CBBS	Compression buffer base select.	page 121
0x0B04	Q_CBBA	Compression buffer base access.	page 135
0x0B08	Q_CBC	Compression buffer configuration.	page 135

11.3.1 QCU Tx Descriptor Pointer (Q_TXDP)

Address offset: (0x0800 + (QCU*4))

QCU Range: 0–9 (see [page 114](#) for range)

Access: Read/Write

Bit	Bit Name	Description
1–0	RES	Reserved. Must be written with zero. Can contain any value on read.
31–2	TXDP	<p>Transmit descriptor pointer. Contains the address of the current Tx descriptor for this QCU.</p> <p>The effect of writing TXDP depends on the state of the TxFIFO:</p> <ul style="list-style-type: none"> ■ If TxFIFO is busy (TxE is one), writes are ignored. ■ If TxFIFO is idle (after reset, after TxD is cleared, or at the end of a descriptor chain), writing TXDP updates the location where the next Tx descriptor will be read when TxE is set.

11.3.2 QCU Transmit Queue Enable (Q_TXE)

Address offset: 0x0840

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TxE	For each bit position corresponding to a QCU: 0 = Ignore 1 = Enable QCU
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.3.3 QCU Transmit Queue Disable (Q_TXD)

Address offset: 0x0880

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TxD	For each bit position corresponding to a QCU: 0 = Ignore 1 = Disable QCU
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.3.4 QCU CBR (Q_CBRCFG)

Address offset: (0x08C0 + (QCU*4))

QCU Range: 0-9 (see [page 114](#) for range)

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
23-0	CBRINT	CBR period in μ s.
31-24	CBROVFL	CBR overflow threshold read/write. Determines the value of the CBR expired counter at which a CBROVF interrupt will be generated.

11.3.5 QCU Readytime Configuration (Q_RDYTIMECFG)

Address offset: (0x0900 + (QCU*4))

QCU Range: 0–9 (see [page 115](#) for range)

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
23–0	RDYTIMEINT	Readytime interval in μ s. Controls how long a QCU is allowed to be ready, that is, schedule Tx frames.
24	RDYTIMEEN	0 = Disable readytime 1 = Enable readytime
31–25	RES	Reserved. Must be written with zero. Can contain any value on read.

11.3.6 Set Oneshot Arm (Q_ONESHOTARM_SC)

Address offset: 0x0940

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9–0	ONESHOTSET	The oneshot function allows a single frame to be sent when a trigger event occurs. For each bit position corresponding to a QCU: 0 = Ignore. 1 = Set arm
31–10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.3.7 Clear Oneshot Arm (Q_ONESHOTARM_CC)

Address offset: 0x0980

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9–0	ONESHOTCLR	The oneshot function allows a single frame to be sent when a trigger event occurs. For each bit position corresponding to a QCU: 0 = Ignore 1 = Clear arm
31–10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.3.8 Miscellaneous QCU Control (Q_MISC)

Address offset: (0x09C0 + (QCU*4))

QCU Range: 0–9 (see [page 115](#) for range)

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
3–0	FRSHED	<p>Selects the frame scheduling policy:</p> <p>0 = ASAP. The QCU is enabled continuously.</p> <p>1 = CBR. The QCU will be enabled under control of the settings in “QCU CBR (Q_CBRCFG)” (whenever the CBREXPcnt field of “Miscellaneous QCU Status (Q_STS)” is non-zero).</p> <p>2 = DBA-gated. The QCU will be enabled at each occurrence of a DMA beacon alert, which is controlled by the DBA register.</p> <p>3 = TIM-gated. The QCU will be enabled in STA mode and AdHoc mode when:</p> <ul style="list-style-type: none"> ■ In STA mode (ADHOC in CFG is clear), the PCU indicates that a beacon frame has been received with the local STA's bit set in the TIM element. ■ In AdHoc mode (ad hoc in CFG is set), the PCU indicates that an ATIM frame has been received. <p>4 = Beacon-sent-gated. The QCU will be enabled when the DCU that is marked as being used for BEACON (bit 16) set in “Miscellaneous (D_MISC)” indicates that it has sent the beacon frame on the air.</p>
4	ONESHOTEN	<p>OneShot enable. Enables a mode where a QCU is made ready only if oneshot is armed when the trigger occurs.</p> <p>0 = Disable OneShot function.</p> <p>1 = Enable OneShot function.</p> <hr/> <p>NOTE: OneShot must not be enabled when the QCU is set to an ASAP frame scheduling policy.</p> <hr/>
5	CBREXPCTL	<p>Enables a mode where CBREXPcnt increment (of “Miscellaneous QCU Status (Q_STS)” on page 121) is disabled when the queue is disabled (TxE is clear).</p> <p>0 = Enable the CBR expired counter increment each time the frame scheduling trigger occurs, regardless of whether the queue contains frames</p> <p>1 = Disable the CBR expired counter increment only when both the frame scheduling trigger occurs and the queue is valid (the queue is valid whenever TxE is asserted)</p>
6	CBREXPBCTL	<p>Enables a mode where CBREXPcnt increment (of “Miscellaneous QCU Status (Q_STS)” on page 121) is disabled when the QCU which has BEACONEN set is disabled (TxE is clear).</p> <p>0 = Enable the CBR expired counter increment each time the frame scheduling trigger occurs, regardless of whether the beacon queue contains frames</p> <p>1 = Disable the CBR expired counter increment only when both the frame scheduling trigger occurs and the beacon queue is valid (the beacon queue is valid whenever its TxE is asserted)</p>
7	BEACONEN	<p>Beacon use indication. Indicates whether the QCU is being used for beacons.</p> <p>0 = QCU is being used for non-beacon frames only.</p> <p>1 = QCU is being used for beacon frames (and possibly for non-beacon frames).</p>

Bit	Bit Name	Description
8	CBRTHREN	<p>CBR expired counter limit enable. Enables a mode where the maximum CBREXPcnt is set by CBROVFL in Q_CBRCFG.</p> <p>0 = Maximum CBR expired counter value is 255, but a CBROVFL interrupt will be generated when the counter reaches the value set in the CBR overflow threshold field of the Q_CBRCFG register.</p> <p>1 = Maximum CBR expired counter is limited to the value of the CBR overflow threshold field of the Q_CBRCFG register. Note that in addition to limiting the maximum CBR expired counter to this value, a CBROVFL interrupt also will be generated when the CBR expired counter reaches the CBR overflow threshold.</p>
9	TXECTL	<p>ReadyTime expiration and VEOL handling policy. Enables a mode where QCU is disabled (TxE is clear) when VEOL is set in the Tx descriptor or readytime expires (controlled by Q_RDYTIMECFG).</p> <p>0 = On expiration of ReadyTime or on setting VEOL, the TxE bit is not cleared. Only reaching the physical end-of-queue, that is, a NULL LinkPtr, will clear TxE.</p> <p>1 = The TxE bit is cleared on expiration of ReadyTime, on VEOL, and on reaching the physical end-of-queue.</p>
10	CBRCTL	<p>CBR expired counter force-clear control. Write-only (always reads as zero). Used to clear CBREXPcnt.</p> <p>0 = No effect.</p> <p>1 = Resets the CBR expired counter to zero.</p>
11	DCUEARLYCTL	<p>DCU frame early termination request control. Used to quickly flush the QCU.</p> <p>0 = Never request early frame termination. Once a frame enters the DCU, it will remain active until its normal retry count has been reached or the frame succeeds.</p> <p>1 = Allow this QCU to request early frame termination. When requested, the DCU will try to complete processing the frame more quickly than it normally would.</p>
12	QCUCOMPEN	<p>QCU frame compression enable.</p> <p>0 = Bypass the frame compressor for all frames from this QCU. Frames are dma'ed directly from memory and sent out on the air.</p> <p>1 = Route all frames from this QCU through the frame compressor. The CompProc field of the transmit descriptor controls how (or if) each individual frame is compressed.</p>
31-13	RES	Reserved. Must be written with zero. Can contain any value on read.

11.3.9 Miscellaneous QCU Status (Q_STS)

Address offset: (0x0A00 + (QCU*4))

QCU Range: 0–9 (see [page 116](#) for range)

Access: Read Only

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
1–0	FRPENDCNT	Pending frame count. Indicates the number of outstanding frames this QCU presently has pending in its associated DCU.
7–2	RES	Reserved. Must be written with zero. Can contain any value on read.
15–8	CBREXPCNT	Current value of CBR expired counter. Expired count. Indicates the number of outstanding CBR triggers.
31–16	RES	Reserved. Must be written with zero. Can contain any value on read.

11.3.10 Readytime Shutdown (Q_RDYTIMESHDN)

Address offset: 0x0A40

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9–0	RDYTIMESHDN	Set whenever readytime expires while frames are pending in the QCU. For each bit position corresponding to a QCU: On Read: 0 = No frames pending when readytime expired. 1 = Frames pending when readytime expired. On Write: 0 = Ignore (no effect). 1 = Clear readytime shutdown status.
31–10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4 DCU Registers

Table 11-5 summarizes the DCU registers and their descriptions provided by the AR5414. These registers configure and control the individual DCUs. The DCUs are numbered 0 to 9 and are identical except that when arbitrating for DCUs, DCU 0 has the lowest priority and DCU 9 has the highest priority. Each register has a base address that is then offset based on the DCU to be accessed. DCU registers are located at offset addresses 0x1000 to 0x147C.

Table 11-5. DCU Register Summary

Offset	Name	Description	Page
0x1000	D_QCUMASK_0	QCU mask for DCU 0. Selects which QCUs feeds this DCU.	page 124
0x1004	D_QCUMASK_1	QCU mask for DCU 1. Selects which QCUs feeds this DCU.	page 124
0x1008	D_QCUMASK_2	QCU mask for DCU 2. Selects which QCUs feeds this DCU.	page 124
0x100C	D_QCUMASK_3	QCU mask for DCU 3. Selects which QCUs feeds this DCU.	page 124
0x1010	D_QCUMASK_4	QCU mask for DCU 4. Selects which QCUs feeds this DCU.	page 124
0x1014	D_QCUMASK_5	QCU mask for DCU 5. Selects which QCUs feeds this DCU.	page 124
0x1018	D_QCUMASK_6	QCU mask for DCU 6. Selects which QCUs feeds this DCU.	page 124
0x101C	D_QCUMASK_7	QCU mask for DCU 7. Selects which QCUs feeds this DCU.	page 124
0x1020	D_QCUMASK_8	QCU mask for DCU 8. Selects which QCUs feeds this DCU.	page 124
0x1024	D_QCUMASK_9	QCU mask for DCU 9. Selects which QCUs feeds this DCU.	page 124
0x1040	D_LCL_IFS_0	Local IFS setting for DCU 0. Controls the various per-DCU interframe spacing parameters.	page 125
0x1044	D_LCL_IFS_1	Local IFS setting for DCU 1. Controls the various per-DCU interframe spacing parameters.	page 125
0x1048	D_LCL_IFS_2	Local IFS setting for DCU 2. Controls the various per-DCU interframe spacing parameters.	page 125
0x104C	D_LCL_IFS_3	Local IFS setting for DCU 3. Controls the various per-DCU interframe spacing parameters.	page 125
0x1050	D_LCL_IFS_4	Local IFS setting for DCU 4. Controls the various per-DCU interframe spacing parameters.	page 125
0x1054	D_LCL_IFS_5	Local IFS setting for DCU 5. Controls the various per-DCU interframe spacing parameters.	page 125
0x1058	D_LCL_IFS_6	Local IFS setting for DCU 6. Controls the various per-DCU interframe spacing parameters.	page 125
0x105C	D_LCL_IFS_7	Local IFS setting for DCU 7. Controls the various per-DCU interframe spacing parameters.	page 125
0x1060	D_LCL_IFS_8	Local IFS setting for DCU 8. Controls the various per-DCU interframe spacing parameters.	page 125
0x1064	D_LCL_IFS_9	Local IFS setting for DCU 9. Controls the various per-DCU interframe spacing parameters.	page 125

Table 11-5. DCU Register Summary (continued)

Offset	Name	Description	Page
0x1080	D_RETRY_LIMIT_0	Retry limit for DCU 0. Specifies the short and long retry limits for both frame and STA.	page 125
0x1084	D_RETRY_LIMIT_1	Retry limit for DCU 1. Specifies the short and long retry limits for both frame and STA.	page 125
0x1088	D_RETRY_LIMIT_2	Retry limit for DCU 2. Specifies the short and long retry limits for both frame and STA.	page 125
0x108C	D_RETRY_LIMIT_3	Retry limit for DCU 3. Specifies the short and long retry limits for both frame and STA.	page 125
0x1090	D_RETRY_LIMIT_4	Retry limit for DCU 4. Specifies the short and long retry limits for both frame and STA.	page 125
0x1094	D_RETRY_LIMIT_5	Retry limit for DCU 5. Specifies the short and long retry limits for both frame and STA.	page 125
0x1098	D_RETRY_LIMIT_6	Retry limit for DCU 6. Specifies the short and long retry limits for both frame and STA.	page 125
0x109C	D_RETRY_LIMIT_7	Retry limit for DCU 7. Specifies the short and long retry limits for both frame and STA.	page 125
0x10A0	D_RETRY_LIMIT_8	Retry limit for DCU 8. Specifies the short and long retry limits for both frame and STA.	page 125
0x10A4	D_RETRY_LIMIT_9	Retry limit for DCU 9. Specifies the short and long retry limits for both frame and STA.	page 125
0x10C0	D_CHNTIME_0	Channel time setting for DCU 0. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10C4	D_CHNTIME_1	Channel time setting for DCU 1. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10C8	D_CHNTIME_2	Channel time setting for DCU 2. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10CC	D_CHNTIME_3	Channel time setting for DCU 3. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10D0	D_CHNTIME_4	Channel time setting for DCU 4. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10D4	D_CHNTIME_5	Channel time setting for DCU 5. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10D8	D_CHNTIME_6	Channel time setting for DCU 6. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10DC	D_CHNTIME_7	Channel time setting for DCU 7. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10E0	D_CHNTIME_8	Channel time setting for DCU 8. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x10E4	D_CHNTIME_9	Channel time setting for DCU 9. Specifies channeltime duration in μ s for the specified DCU.	page 125
0x1100	D_MISC_0	Various arbitration controls for DCU 0.	page 126
0x1104	D_MISC_1	Various arbitration controls for DCU 1.	page 126
0x1108	D_MISC_2	Various arbitration controls for DCU 2.	page 126
0x110C	D_MISC_3	Various arbitration controls for DCU 3.	page 126
0x1110	D_MISC_4	Various arbitration controls for DCU 4.	page 126

Table 11-5. DCU Register Summary (continued)

Offset	Name	Description	Page
0x1114	D_MISC_5	Various arbitration controls for DCU 5.	page 126
0x1118	D_MISC_6	Various arbitration controls for DCU 6.	page 126
0x111C	D_MISC_7	Various arbitration controls for DCU 7.	page 126
0x1120	D_MISC_8	Various arbitration controls for DCU 8.	page 126
0x1124	D_MISC_9	Various arbitration controls for DCU 9.	page 126
0x1140	D_SEQNUM	Frame sequence number for all DCUs. Specifies local sequence number.	page 128
0x1030	D_GBL_IFS_SIFS	SIFS settings. Fixed interval backoff following each valid packet.	page 128
0x1070	D_GBL_IFS_SLOT	DCU global slot interval. Unit of measure for defining inter-frame spacing.	page 128
0x10B0	D_GBL_IFS_EIFS	EIFS setting. Fixed interval backoff following each error packet.	page 128
0x10F0	D_GBL_IFS_MISC	Miscellaneous IFS settings.	page 129
0x1230	D_FPCTL	Frame prefetch settings.	page 130
0x1270	D_TXPSE	Transmit pause control/status.	page 130
0x12b0	D_WOW_KACFG	DCU wake-on-wireless keep-alive configuration.	page 131
0x12f0	D_TXSLOTMASK	DCU transmission slot mask.	page 131
0x1038	D_TXBLK_CMD	Transmit filter command. Updates individual Tx filter bits.	page 131
0x1038	D_TXBLK_DATA	Transmit filter data. Specifies a 32-bit slice of the Tx filter.	page 132
0x143C	D_TXBLK_CLR	Clear Tx filter. Clears all 128 bits of the Tx filter for that DCU.	page 134
0x147C	D_TXBLK_SET	Set Tx filter. Sets all 128 bits of the Tx filter for that DCU.	page 134

11.4.1 Queue Mask (D_QCUMASK)

To achieve lowest power consumption, software should set this register to 0x0 for all DCUs that are not in use. (The hardware detects that the QCU mask is all zero and shuts down certain logic in response, which helps save power.)

Address offset: (0x1000 + (DCU*4))

DCU Range: 0-9 (see [page 122](#) for range)

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	QCUMASK	Selects which QCU(s) feed this DCU. For each bit position corresponding to a QCU: 0 = Disable QCU 1 = Enable QCU
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.2 Local IFS Settings (*D_LCL_IFS*)

Address offset: (0x1040 + (DCU*4))

DCU Range: 0–9 (see [page 122](#) for range)

Access: Read/Write

Cold reset: 0x002F_FC04

Warm reset: 0x002F_FC04

Bit	Bit Name	Description
9–0	CW_MIN	Minimum contention window in slots. Must be equal to a power of 2, minus 1.
19–10	CW_MAX	Maximum contention window in slots. Must be equal to a power of 2, minus 1.
27–20	AIFS	AIFS value, in slots beyond SIFS. For example, a setting of 2 means AIFS is equal to DIFS.
31–28	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.3 Retry Limits (*D_RETRY_LIMIT*)

Address offset: (0x1080 + (DCU*4))

DCU Range: 0–9 (see [page 123](#) for range)

Access: Read/Write

Cold reset: 0x0002_0844

Warm reset: 0x0002_0844

Bit	Bit Name	Description
3–0	FSR	Frame short retry limit.
7–4	FLR	Frame long retry limit.
13–8	SSR	STA short retry limit.
19–14	SLR	STA long retry limit.
31–20	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.4 Channel Time Settings (*D_CHNTIME*)

Address offset: (0x10C0 + (DCU*4))

DCU Range: 0–9 (see [page 123](#) for range)

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
19–0	CHNTIME	Channel time duration in μ s.
20	CHNTIME_EN	Channel time enable. 0 = Disable ChannelTime function 1 = Enable ChannelTime function
31–21	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.5 Miscellaneous (D_MISC)

Address offset: (0x1100 + (DCU*4))

DCU Range: 0–9 (see [page 123](#) for range)

Access: Read/Write

Cold reset: 0x0000_1002

Warm reset: 0x0000_1002

Bit	Bit Name	Description
5–0	BO_THR	Backoff threshold setting. Determines the backoff count at which the DCU will initiate arbitration for access to the PCU and commit to sending the frame.
6	DCURTSCNT	End of transmission series station RTS/data failure count reset policy. Note that this bit controls only whether the two station failure counts are reset when transitioning from one transmission series to the next *within* a single frame. The counts are reset per the 802.11 spec when the entire frame attempt terminates (either because the frame was sent successfully or because all transmission series failed). Resets to 0x0. 0 = Do not reset the station RTS failure count or the station data failure count at the end of each transmission series. 1 = Reset both the station RTS failure count and the station data failure count at the end of each transmission series.
7	DCUCWCNT	End of transmission series CW reset policy. Note that this bit controls only whether the contention window is reset when transitioning from one transmission series to the next *within* a single frame. The CW is reset per the 802.11 spec when the entire frame attempt terminates (either because the frame was sent successfully or because all transmission series failed). Resets to 0x0. 0 = Reset the CW to CW_MIN at the end of each intraframe transmission series. 1 = Do not reset the CW at the end of each intraframe transmission series.
8	DCUFRAGWAIT	Fragment burst frame starvation handling policy. This bit controls the DCU operation when the DCU is in the middle of a fragment burst and finds that the QCU sourcing the fragments does not have the next fragment available. Resets to 0x0. 0 = The DCU terminates the fragment burst. Note that when this occurs, the remaining fragments (when the QCU eventually has them available) will be sent as a separate fragment burst with a different sequence number. 1 = The DCU waits for the QCU to have the next fragment available. While doing so, all other DCUs will be unable to transmit frames.
9	DCUFRAGBO	Fragment burst backoff policy. This bit controls whether the DCU performs a backoff after each transmission of a fragment (that is, a frame with the MoreFrag bit set in the frame control field). Resets to 0x0. 0 = The DCU handles fragment bursts normally -- no backoff is performed after a successful transmission, and the next fragment is sent at SIFS. 1 = Modified handling. The DCU performs a backoff after all fragments, even those transmitted successfully. In addition, after the backoff count reaches zero, the DCU then follows the normal channel access procedure and sends at AIFS rather than at SIFS. This setting is intended to ease the use of fragment bursts in XR mode; see bug 4454 for more details.
11–10	RES	Reserved. Must be written with zero. Can contain any value on read.
12	BO_PF	Backoff persistence factor setting. 0 = Contention window remains constant. 1 = Contention window grows using a binary-exponential.
13	RES	Reserved. Must be written with zero. Can contain any value on read.

Bit	Bit Name	Description
15–14	VIRTCOL	Virtual collision handling policy. 0 = Default handling. A virtual collision is processed like a collision on the air except that the retry count for the frame is not incremented (perform only backoff). 1 = Ignore. Virtual collisions are ignored (DCU immediately re-arbitrates for access to the PCU without performing a backoff and without incrementing the retry count). 2 = Reserved. 3 = Reserved.
16	BEACON	Beacon use indication. Indicates whether the DCU is being used for beacons. 0 = This DCU is only used for non-beacon frames. 1 = This DCU is only used for beacons.
18–17	ARBLOCKCTL	DCU Arbiter lockout control. 0 = No lockout. Allow lower priority DCUs to arbitrate for access to the PCU concurrently with this DCU. 1 = Intra-frame lockout only. Prevent lower priority DCUs from arbitrating for access to the PCU (until the active frame completes) while the current DCU is either arbitrating for access to the PCU or performing an intra-frame backoff. 2 = Global lockout. Prevent lower priority DCUs from arbitrating for access to the PCU when: <ul style="list-style-type: none"> ■ At least one of the QCU's that feed into the current DCU has a frame ready. ■ The current DCU is actively processing a frame (i.e., is not idle). This includes arbitrating for access to the PCU, performing an intra-frame or post-frame backoff, passing frame data to the PCU, or waiting for the PCU to complete the frame.
19	ARBLOCKPRI	DCU Arbiter lockout ignore control. 0 = Obey ARBLOCKCTL lockouts from higher priority DCUs. 1 = Ignore ARBLOCKCTL lockouts from higher priority DCUs, that is, allow the current DCU to arbitrate for access to the PCU even if one or more higher-priority DCUs is asserting a DCU arbiter lockout.
20	SEQNUMINCDIS	Sequence number increment disable. 0 = Increment sequence number for each new frame. 1 = Do not increment sequence number for each new frame.
21	BACKOFFDIS	Post frame backoff disable. 0 = Perform a post-Tx backoff following each frame. 1 = Do not perform a post-Tx backoff following each frame.
22	VC_NOACK	Virtual collision contention window increment policy. 0 = Virtual collisions do not increment (advance) the frame's contention window. 1 = Virtual collisions increment the frame's contention window.
23	FAILEDIFSCTL	Blown IFS handling policy. This setting controls how the DCU handles the case in which the reading of a frame takes so long that the IFS spacing is met before the frame trigger level is reached. 0 = Send a frame on the air, which will cause a frame to be sent even if it is in violation of the IFS specification. 1 = Do not send the frame on the air. Instead, act as if the frame had been sent on the air but failed and initiate the retry procedure. A retry will be charged against the frame. If more retries are permitted, the frame will be retried. If the retry limit has been reached, the frame will fail.
31–24	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.6 Frame Sequence Number (D_SEQNUM)

Address offset: 0x1140

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
11-0	SEQNUM	Local sequence number.
31-12	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.7 SIFS Setting (D_GBL_IFS_SIFS)

Address offset: 0x1030

Access: Read/Write

Cold reset: 0x0000_0280

Warm reset: 0x0000_0280

Bit	Bit Name	Description
15-0	IFS_SIFS	SIFS interval in core clocks. Fixed interval backoff following each valid packet.
31-16	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.8 DCU Global Slot Interval (D_GBL_IFS_SLOT)

Address offset: 0x1070

Access: Read/Write

Cold reset: 0x0000_0168

Warm reset: 0x0000_0168

Bit	Bit Name	Description
15-0	IFS_SLOT	Slot interval in core clocks.
31-16	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.9 EIFS Setting (D_GBL_IFS{EIFS})

Address offset: 0x10B0

Access: Read/Write

Cold reset: 0x0000_0d98

Warm reset: 0x0000_0d98

Bit	Bit Name	Description
15-0	IFS{EIFS}	EIFS interval in core clocks.
31-16	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.10 Miscellaneous IFS Settings (D_GBL_IFS_MISC)

Address offset: 0x10F0

Access: Read/Write

Cold reset: 0x0000_a100

Warm reset: 0x0000_a100

Bit	Bit Name	Description
2-0	LFSR_SEL	LFSR select for randomizing backoff. If RNDMLFSRDIS (bit 24 of this register) is set to 1, then LFSR chooses one of eight random number sequences to be used for generation backoff counts.
3	TURBO	Turbo mode indication. Software is required to keep this register consistent with the turbo/non-turbo state of the overall system. This bit is not a status bit generated by the MAC, but rather a control bit that must be maintained by software, so that certain parts of the MAC that are sensitive to whether the system is in turbo mode will operate correctly. 0 = Disable turbo mode. 1 = Enable turbo mode.
9-4	RES	Reserved. Must be written with zero. Can contain any value on read.
19-10	MICROSEC	μ s interval in core clocks.
21-20	ARB_DLY	DCU arbiter delay. Controls the delay between arbiter unlock and the next arbitration decision. This mode is debug only. Leave at the default (reset) setting for normal use. 0 = DCU arbitration occurs 64 cycles after unlock. 1 = DCU arbitration occurs 128 cycles after unlock. 2 = DCU arbitration occurs 256 cycles after unlock. 3 = DCU arbitration occurs 32 cycles after unlock.
23-22	RES	Reserved. Must be written with zero. Can contain any value on read.
24	RNDMLFSRDIS	Random LFSR selection disable. 0 = Select random LFSR (bits [2:0] of this register). The random selection method is meant to ensure independence of the LFSR output values for nodes on different PCI buses but on the same network, as well as for multiple nodes connected to the same physical PCI bus. 1 = Disable random LFSR selection. Use LFSR_SEL to select LFSR.
26-25	SLOTWINLEN	Slot transmission window length.
27	FORCESIRTSLOT	Force transmission always on slot boundaries.
31-28	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.11 Frame Prefetch (D_FPCTL)

Address offset: 0x1230

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
3–0	FPDCUSEL	Selects which DCU for non-burst frame prefetch. 0x0 = DCU 0 0x1 = DCU 1 0x2 = DCU 2 0x3 = DCU 3 0x4 = DCU 4 0x5 = DCU 5 0x6 = DCU 6 0x7 = DCU 7 0x8 = DCU 8 0x9 = DCU 9 0xA to 0xF = Reserved
4	FPNORMALEN	Normal (non-burst) frame prefetch enable. 0 = Disable non-burst frame prefetch. 1 = Enable non-burst frame prefetch. (Only for DCU specified in bits [3:0] of this register.)
14–5	FPBURSTEN	Burst frame prefetch enable. 0 = Disable burst frame prefetch. 1 = Enable burst frame prefetch.
31–15	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.12 Transmit Pause Control/Status (D_TXPSE)

Address offset: 0x1270

Access: Read/Write

Cold reset: 0x0001_0000

Warm reset: 0x0001_0000

Bit	Bit Name	Description
9–0	TXPSEEN	Request that the DCUs pause transmission. For each bit position corresponding to a DCU: 0 = Allow DCU to continue to transmit normally. 1 = Request that DCU pause transmission as soon as it is able to do so.
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
16	TXPSE	Transmit pause status. 0 = Transmit pause request has not yet taken effect. This means that some of the DCUs for which a transmission pause request has been issued via bits [9–0] of this register still are transmitting and have not yet paused. 1 = All DCUs to which a transmission pause request has been issued by bits [9–0] of this register, if any, have in fact paused their transmissions. Note that if no transmission pause request is pending (that is, bits [9–0] of this register are all set to 0), then this transmit pause status bit is set to one.
31–17	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.13 DCU Transmission Slot Mask (D_TXSLOTMASK)

Notes: When bits [26:25] of D_GBL_IFS_MISC are not zero, this register controls which slots the DCUs start a frame transmission on. The slot that occurs coincident with SIFS elapsing is slot 0. Slot numbers increase unconditionally

after this point, regardless of whether the channel was idle or busy during the slot. If bits [26:25] of D_GBL_IFS_MISC are zero, then this register has no effect.

Address offset: 0x12f0

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	TXSLOT0	Specifies whether transmit may start on slot numbers that are congruent to 0 (mod 16). 0 = Transmission may start on these slots. 1 = Transmission may not start on these slots.
1	TXSLOT1	Specifies whether transmit may start may start on slot numbers that are congruent to 1 (mod 16). 0 = Transmission may start on these slots. 1 = Transmission may not start on these slots.
...		...
15	TXSLOT15	Specifies whether transmit may start may start on slot numbers that are congruent to 15 (mod 16). 0 = Transmission may start on these slots. 1 = Transmission may not start on these slots.
31:16	RES	Reserved.

11.4.14 Transmit Filter Command (D_TXBLK_CMD)

Address offset: 0x1038

Access: Write Only

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
15-0	TXBLKMASK	Bitmask. For each bit corresponding to a bit in the Tx filter slice: 0 = Disable bit update. 1 = Enable bit update.
19-16	TXBLKSLICE	Slice number. Specifies which 16 bit slice to update. 0 = Enable filter bits[15:0] 1 = Enable filter bits[31:16] 2 = Enable filter bits[47:32] 3 = Enable filter bits[63:48] 4 = Enable filter bits[79:64] 5 = Enable filter bits[95:80] 6 = Enable filter bits[111:96] 7 = Enable filter bits[127:112]

Bit	Bit Name	Description
23–20	TXBLKDCU	DCU number. Specifies which DCU to enable. 0x0 = DCU 0 0x1 = DCU 1 0x2 = DCU 2 0x3 = DCU 3 0x4 = DCU 4 0x5 = DCU 5 0x6 = DCU 6 0x7 = DCU 7 0x8 = DCU 8 0x9 = DCU 9 0xA to 0xF = Reserved
27–24	TXBLKCMD	Command. Determines what operation will be performed on the selected slice. 0 = Clear enabled Tx filter bits. 1 = Set enabled Tx filter bits.
31–28	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.15 Transmit Filter Data (D_TXBLK_DATA)

TXBLKDATA returns a 32 bit slice of the Tx filter. Each DCU maintains a 128 bit Tx filter, for a total of 1280 bits (10 DCU * 128 bits/DCU).

The 32-bit slice to return is selected by ADDRESS_OFFSET shown in [Table 11-6](#).

Address offset: (0x1038 + ADDRESS_OFFSET)
Access: Read Only
Cold reset: 0x0000_0000
Warm reset: 0x0000_0000

Bit	Bit Name	Description
31–0	TXBLKDATA	Transmit filter bits (read only).

Table 11-6. TXBLKDATA Address Offset

DCU	Transmit Filter Bits	Address Offset
0	31:0	0x000
0	63:32	0x040
0	95:64	0x080
0	127:96	0x0C0
1	31:0	0x100
1	63:32	0x140
1	95:64	0x180
1	127:96	0x1C0
2	31:0	0x200
2	63:32	0x240
2	95:64	0x280

Table 11-6. TXBLKDATA Address Offset (continued)

DCU	Transmit Filter Bits	Address Offset
2	127:96	0x2C0
3	31:0	0x300
3	63:32	0x340
3	95:64	0x380
3	127:96	0x3C0
4	31:0	0x400
4	63:32	0x440
4	95:64	0x480
4	127:96	0x4C0
5	31:0	0x500
5	63:32	0x540
5	95:64	0x580
5	127:96	0x5C0
6	31:0	0x600
6	63:32	0x640
6	95:64	0x680
6	127:96	0x6C0
7	31:0	0x700
7	63:32	0x740
7	95:64	0x780
7	127:96	0x7C0
8	31:0	0x004
8	63:32	0x044
8	95:64	0x084
8	127:96	0x0C4
9	31:0	0x104
9	63:32	0x144
9	95:64	0x184
9	127:96	0x1C4

11.4.16 Clear Transmit Filter (D_TXBLK_CLR)

Address offset: 0x143C

Access: Write Only

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TXBLK_CLR	TXBLK_CLR clears all 128 bits of the Tx filter for that DCU. For each bit corresponding to a DCU: 0 = Ignore 1 = Clear this DCU's Tx filter
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.4.17 Set Transmit Filter (D_TXBLK_SET)

Address offset: 0x147C

Access: Write Only

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
9-0	TXBLK_SET	TXBLK_SET sets all 128 bits of the Tx filter for that DCU. For each bit corresponding to a DCU: 0 = Ignore 1 = Set this DCU's Tx filter
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5 PCI Clock Domain Registers

Table 11-7 summarizes the PCI clock domain registers and their descriptions provided by the AR5414. These registers remain accessible using the PCI/CardBus interface when the AR5414 is in sleep mode. These domain registers are located at offset addresses 0x4000 to 0x5000.

Table 11-7. PCI Clock Domain Register Summary

Offset	Name	Description	Page
0x4000	RC	Reset control register. Controls reset in various modes.	page 136
0x4004	SCR	Sleep control register. Sleep mode control and duration.	page 136
0x4008	INTPEND	Interrupt pending, indicates when a sleep mode interrupt is pending.	page 137
0x400C	SFR	Force sleep register. Force sleep mode immediately.	page 137
0x4010	PCICFG	PCI configuration, control access of EEPROM, and CLKRUN enable.	page 138
0x4014	GPIOCR	GPIO configuration, provides individual control of the GPIOs that are configured as input or output pins, and interrupt ability.	page 140
0x4018	GPIODO	GPIO data output, provides data output values to the GPIOs that are configured as outputs.	page 141
0x401C	GPIODI	GPIO data input, provides data values input to the GPIOs that are configured as inputs.	page 142
0x4020	SREV	Silicon revision, provides revision identification of the AR5414.	page 142
0x4024	SLE	Sleep enable alias.	page 143
0x4028	TXEPOST	TXE write posting register.	page 143
0x402C	QSM	QCU sleep mask.	page 144
0x4038	PMCFG	PME/CSTSCHG configuration register.	page 144
0x4040	CSTSCHG_FE	CSTSCHG function event register.	page 145
0x4044	CSTSCHG_FEM	CSTSCHG function event mask register.	page 145
0x4048	CSTSCHG_FPS	CSTSCHG function present state register.	page 146
0x404C	CSTSCHG_FFE	CSTSCHG function force event register.	page 146
0x4060	SPC_ROA_0	Sleep performance counter 0 read-only alias.	page 146
0x4064	SPC_ROA_1	Sleep performance counter 1 read-only alias.	page 147
0x5000– 0x50FC	CIST	Card Information Structure (CIS) tuple registers.	page 147

11.5.1 Reset Control (RC)

This register controls the device's response under various reset conditions, and returns the current value on a read. This register remains accessible when the AR5414 is in sleep mode.

Address/offset: 0x4000

Access: Read/Write

Cold reset: 0x0000_000F

Warm reset: Unaffected

Bit	Bit Name	Description
0	RMAC	MAC Warm Reset. 0 = Allow MAC to run normally 1 = Hold MAC in warm reset
1	RBB	0 = Allow baseband to run normally 1 = Hold baseband in warm reset
3–2	RES	Reserved. Must be written with zero. On read, can contain any value.
4	RPCI	0 = Allow PCI to run normally 1 = Hold PCI in warm reset (auto clear after 64 PCI clocks)
31–5	RES	Reserved. Must be written with zero. On read, can contain any value.

11.5.2 Sleep Control (SCR)

This register controls when the device is in sleep mode and for how long, and returns the current value on a read. This register remains accessible when the AR5414 is in sleep mode.

Address offset: 0x4004

Access: Read/Write

Cold reset: 0x0001_XXXX

Warm reset: Unaffected

Bit	Bit Name	Description
15–0	SLDUR	Sleep duration. This setting is the length of time the device is to remain in sleep mode, in units of 128 μ s (1/8th of an 802.11 time unit [TU]).
17–16	SLE	Sleep enable. 00 = Force wake 01 = Force sleep 10 = Allow sleep logic to control sleep/wake state (normal operation) 11 = Reserved. Must not write these values
18	SLRSTCTL	Sleep duration timing policy. 0 = Sleep counter is reset at each occurrence of TBTT when the chip is awake. 1 = Sleep counter is reset at each occurrence of TBTT when the chip is awake and the sleep duration has already expired (sleep count is zero).
19	SLSETCTL	Sleep duration write handling policy. 0 = Set sleep counter to SLDUR, each time the SLDUR is written. 1 = Clear sleep counter, each time the SLDUR is written.

Bit	Bit Name	Description
20	ADHOCSLEEP	Sleep policy mode. 0 = Use STA in a BSS sleep policy mode 1 = Use Adhoc sleep policy mode
21	SLEPMIBINTR	Sleep performance counter MIB interrupt enable. 0 = The sleep performance counter logic will never generate a MIB interrupt, regardless of the values of the various sleep performance counter registers. 1 = When the most-significant bit of any of the sleep performance counter registers (SPC_x) becomes set, the logic will signal a MIB interrupt.
31-22	RES	Reserved. Must be written with zero. On read, can contain any value.

11.5.3 PCI Clock Domain Interrupt Pending (INTPEND)

This register indicates when an interrupt is pending. This register remains accessible when the AR5414 is in sleep mode.

Address offset: 0x4008

Access: Read Only

Cold reset: 0x0000_0000

Warm reset: Unaffected

Bit	Bit Name	Description
0	SMIP	Interrupt pending. Indicates whether AR5414 is asserting the PCI_INT_L signal. Note that if this bit is asserted, the "Primary Interrupt Status (ISR_P)" on page 99 must be read to determine what interrupts are pending and to clear the PCI_INT_L assertion. 0 = Host interrupt is not asserted 1 = Host interrupt is asserted
31-1	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.4 Sleep Force (SFR)

This register can be programmed to immediately force the device into sleep mode. On read, it returns the current value. This register remains accessible when the AR5414 is in sleep mode.

Address offset: 0x400C

Access: Write Only (reads always return 0)

Cold reset: 0x0000_0000

Warm reset: Unaffected

Bit	Bit Name	Description
0	SF	Force sleep immediately. 0 = Ignore 1 = Enter sleep mode immediately
1	WF	0 = Ignore 1 = Exit sleep mode immediately
31-2	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.5 PCI Clock Domain Configuration/ Status (PCICFG)

This register permits the host to access the EEPROM, and enables or disables the PCI CLKRUN functionality. On read, this register returns the current value. This register remains accessible when the AR5414 is in sleep mode.

Address offset: 0x4010

Access: Read/Write

Cold reset: 0x0001_0000

Warm reset: Unaffected

Bit	Bit Name	Description
0	RES	Reserved. Must be written with zero. Can contain any value on read.
1	SLPCLKSEL	Sleep clock select. Resets to 0, but then is overwritten with the value of the SLEEP_CLK_SEL bit in the EEPROM, if EEPROM loading is enabled.
2	CLKRUNEN	CLKRUNEN Enable. Resets to 0, but then is overwritten with the value of the CLKRUNEN bit in the EEPROM, if EEPROM loading is enabled. 0 = Force host to keep PCI clock running continuously 1 = Permit host to halt PCI clock while idle
4-3	RES	Reserved.
6-5	LEDCTL	LED control based on association status provided by software writing to these bits. See Table 3-6, "LED Functionality," on page 27 . 0 = STA is not associated and is not presently attempting to associate 1 = STA is not associated but is presently attempting to associate 2 = STA is associated
9-7	PCIOBSEL	PCI observation bus mux select. Resets to 0x0.
10	PCICBEFIX	Disable fix for bad PCI CBE# generation. 0 = Enable the fix 1 = Disable the fix and potentially allow a bad CBE value to appear on the PCI bus
11	INTSLEN	Enable interrupt line assertion when asleep. 0 = Do not assert host interrupt when asleep or preparing to sleep 1 = Assert host interrupt even when sleep or preparing to sleep
12	RES	Reserved. Must be written with one. Can contain any value on read.
13	INTWKDIS	Disable logic to force chip awake when an interrupt is pending. 0 = Enable logic to force chip awake while an interrupt is pending 1 = Disable logic to permit chip to sleep even if an interrupt is pending
14	SLEEPLED	LED hysteresis on sleep exit disable. 0 = When exiting from sleep, the LEDs will continue to display sleep mode for 20 milliseconds. 1 = When exiting from sleep, the LEDs will immediately transition to normal (bytes/sec.) operation.
15	RES	Reserved. Must be written with zero. Can contain any value on read.
16	ASLEEP	Sleep/Power-down indication. 0 = Chip is awake 1 = Chip is asleep

Bit	Bit Name	Description																																																															
19–17	LEDMODE	<p>LED mode select. If the STA is associated (LEDCTL=2):</p> <p>0 = Blink LED proportional to the count of all Tx bytes and those Rx bytes that pass the Rx filter.</p> <p>1 = Blink LED proportional to all Tx and Rx bytes</p> <p>2 = Blink the power LED for each Tx byte and the network LED for each Rx byte. This mode is mainly meant as debug.</p> <p>3 = Blink the LEDs randomly</p>																																																															
22–20	LEDBLINK	<p>LED blink threshold select. Control LED blink rate if the STA is associated. Six LED blink rates exist (slowest, four intermediate rates, and fastest) as shown below in the LED Blink Rate table. When the LED mode select is set to one of the two bytes/second modes, this field determines the mapping from bytes/sec of data transfer to each of the six LED blink rates. This field has no effect if the LED mode select field is not set to one of the bytes/sec modes.</p> <p>The LED Blink Rate table lists the range of bytes/sec values to achieve each LED blink rate for each setting of the LED blink rate threshold field:</p> <p>LED Blink Rate</p> <table border="1"> <thead> <tr> <th>LED Blink Threshold</th> <th>Slowest</th> <th>1</th> <th>2</th> <th>3</th> <th>4</th> <th>Fastest</th> </tr> </thead> <tbody> <tr> <td>0</td> <td><8K</td> <td>8K-512K</td> <td>512K-1M</td> <td>1M-2M</td> <td>2M-4M</td> <td>>4M</td> </tr> <tr> <td>1</td> <td><4K</td> <td>4K-256K</td> <td>256K-512K</td> <td>512K-1M</td> <td>1M-2M</td> <td>>2M</td> </tr> <tr> <td>2</td> <td><2K</td> <td>2K-128K</td> <td>128K-256K</td> <td>256K-512K</td> <td>512K-1M</td> <td>>1M</td> </tr> <tr> <td>3</td> <td><2K</td> <td>2K-32K</td> <td>32K-64K</td> <td>64K-256K</td> <td>256K-1M</td> <td>>1M</td> </tr> <tr> <td>4</td> <td><4K</td> <td>4K-64K</td> <td>64K-128K</td> <td>128K-512K</td> <td>512K-2M</td> <td>>2M</td> </tr> <tr> <td>5</td> <td><8K</td> <td>8K-64K</td> <td>64K-128K</td> <td>128K-512K</td> <td>512K-2M</td> <td>>2M</td> </tr> <tr> <td>6</td> <td><8K</td> <td>8K-128K</td> <td>128K-256K</td> <td>256K-1M</td> <td>1M-2M</td> <td>>2M</td> </tr> <tr> <td>7</td> <td><4K</td> <td>4K-64K</td> <td>64K-128K</td> <td>128K-256K</td> <td>256K-1M</td> <td>>1M</td> </tr> </tbody> </table>	LED Blink Threshold	Slowest	1	2	3	4	Fastest	0	<8K	8K-512K	512K-1M	1M-2M	2M-4M	>4M	1	<4K	4K-256K	256K-512K	512K-1M	1M-2M	>2M	2	<2K	2K-128K	128K-256K	256K-512K	512K-1M	>1M	3	<2K	2K-32K	32K-64K	64K-256K	256K-1M	>1M	4	<4K	4K-64K	64K-128K	128K-512K	512K-2M	>2M	5	<8K	8K-64K	64K-128K	128K-512K	512K-2M	>2M	6	<8K	8K-128K	128K-256K	256K-1M	1M-2M	>2M	7	<4K	4K-64K	64K-128K	128K-256K	256K-1M	>1M
LED Blink Threshold	Slowest	1	2	3	4	Fastest																																																											
0	<8K	8K-512K	512K-1M	1M-2M	2M-4M	>4M																																																											
1	<4K	4K-256K	256K-512K	512K-1M	1M-2M	>2M																																																											
2	<2K	2K-128K	128K-256K	256K-512K	512K-1M	>1M																																																											
3	<2K	2K-32K	32K-64K	64K-256K	256K-1M	>1M																																																											
4	<4K	4K-64K	64K-128K	128K-512K	512K-2M	>2M																																																											
5	<8K	8K-64K	64K-128K	128K-512K	512K-2M	>2M																																																											
6	<8K	8K-128K	128K-256K	256K-1M	1M-2M	>2M																																																											
7	<4K	4K-64K	64K-128K	128K-256K	256K-1M	>1M																																																											
23	LEDSLOW	<p>LED slowest blink rate mode. If the STA is associated, and no activity (Tx or Rx) exists:</p> <p>0 = Blink the LED at the slowest data rate</p> <p>1 = Turn off the LED at the slowest data rate</p>																																																															
25–24	SLPCLKSPEED	<p>Sleep clock rate indication.</p> <p>0 = Sleep clock is approximately 32 MHz</p> <p>1 = Sleep clock is approximately 4 MHz</p> <p>2 = Sleep clock is approximately 1 MHz</p> <p>3 = Sleep clock is approximately 32 KHz</p>																																																															
31–26	RES	Reserved. Must be written with zero. Can contain any value on read.																																																															

11.5.6 GPIO Control (GPIOCR)

This register controls operations of the GPIO pins, and remains accessible when the AR5414 is in sleep mode.

Address offset: 0x4014

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: Based on bit 4 of Reset Control

Register (refer to “Reset Control (RC)” on [page 136](#)). Value can be 0x0000_0000 or

Unaffected.

Bit	Bit Name	Description
1–0	GPCR0	Drive Control for GPIO_0. 0 = Never drive pin GPIO_0 1 = Drive pin GPIO_0 if GPIODO[0] is clear 2 = Drive pin GPIO_0 if GPIODO[0] is set 3 = Always drive pin GPIO_0
3–2	GPCR1	Drive control for GPIO_1. 0 = Never drive pin GPIO_1 1 = Drive pin GPIO_1 if GPIODO[1] is clear 2 = Drive pin GPIO_1 if GPIODO[1] is set 3 = Always drive pin GPIO_1
5–4	GPCR2	Drive control for GPIO_2. 0 = Never drive pin GPIO_2 1 = Drive pin GPIO_2 if GPIODO[2] is clear 2 = Drive pin GPIO_2 if GPIODO[2] is set 3 = Always drive pin GPIO_2
7–6	GPCR3	Drive control for GPIO_3. 0 = Never drive pin GPIO_3 1 = Drive pin GPIO_3 if GPIODO[3] is clear 2 = Drive pin GPIO_3 if GPIODO[3] is set 3 = Always drive pin GPIO_3
9–8	GPCR4	Drive control for GPIO_4. 0 = Never drive pin GPIO_4 1 = Drive pin GPIO_4 if GPIODO[4] is clear 2 = Drive pin GPIO4 if GPIODO[4] is set 3 = Always drive pin GPIO_4
11–10	GPCR5	Drive control for GPIO_5. 0 = Never drive pin GPIO_5 1 = Drive pin GPIO_5 if GPIODO[5] is clear 2 = Drive pin GPIO_5 if GPIODO[5] is set 3 = Always drive pin GPIO_5

Bit	Bit Name	Description
14–12	GPINTSEL	Interrupt pin select. These bits select 1 of the 6 GPIOs to support interrupt generation. 0 = Use GPIODI[0] to generate an interrupt 1 = Use GPIODI[1] to generate an interrupt 2 = Use GPIODI[2] to generate an interrupt 3 = Use GPIODI[3] to generate an interrupt 4 = Use GPIODI[4] to generate an interrupt 5 = Use GPIODI[5] to generate an interrupt
15	GPINTEN	Enable GPIO interrupt. 0 = Disable GPIO interrupt 1 = Enable GPIO interrupt using the selected GPIO pin and pin level
16	GPINTLVL	Interrupt level select. 0 = Generate interrupt if selected pin is low 1 = Generate interrupt if selected pin is high
31–17	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.7 GPIO Data Output (GPIODO)

This register provides output to the GPIO pins that are configured as outputs, and remains accessible when the AR5414 is in sleep mode.

Address offset: 0x4018

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: Based on bit 4 of Reset Control

Register (refer to “Reset Control (RC)” on [page 136](#)). Value can be 0x0000_0000 or Unaffected.

Bit	Bit Name	Description
0	GPIODO_0	GPIO_0 data output (GPIODO[0]).
1	GPIODO_1	GPIO_1 data output (GPIODO[1]).
2	GPIODO_2	GPIO_2 data output (GPIODO[2]).
3	GPIODO_3	GPIO_3 data output (GPIODO[3]).
4	GPIODO_4	GPIO_4 data output (GPIODO[4]).
5	GPIODO_5	GPIO_5 data output (GPIODO[5]).
31–6	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.8 GPIO Data Input (GPIODI)

This register provides access to the GPIOs that are configured as inputs, and remains accessible when the AR5414 is in sleep mode.

Address offset: 0x401C

Access: Read Only

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
0	GPIODI_0	GPIO_0 data input (GPIODI[0]).
1	GPIODI_1	GPIO_1 data input (GPIODI[1]).
2	GPIODI_2	GPIO_2 data input (GPIODI[2]).
3	GPIODI_3	GPIO_3 data input (GPIODI[3]).
4	GPIODI_4	GPIO_4 data input (GPIODI[4]).
5	GPIODI_5	GPIO_5 data input (GPIODI[5]).
31-6	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.9 Silicon Revision (SREV)

This register indicates the revision of this device, and remains accessible when the AR5414 is in sleep mode.

Address offset: 0x4020

Access: Read Only

Cold reset: 0x53

Warm reset: 0x53

Bit	Bit Name	Description
3-0	REVISION	Silicon revision identification. Current version is 0x9.
7-4	VERSION	Silicon version identification. Current version is 0x7.
31-8	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.10 Sleep Enable Alias (SLE)

This register allows the sleep enable field of the “Sleep Control (SCR)” on page 136 to be altered without causing a reload of the sleep duration counter in the MAC sleep logic. Writes to this register change the same physical register bits as a write to SCR.

Address offset: 0x4024

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: Unaffected

Bit	Bit Name	Description
15–0	RES	Reserved. Must be written with zero. Can contain any value on read.
17–16	SLE_ALIAS	Sleep enable. 00 = Force wake 01 = Force sleep 10 = Allow sleep logic to control sleep/wake state (normal operation) 11 = Reserved. Must not write these values
31–18	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.11 TXE Write Posting (TXEPOST)

This register

Address offset: 0x4028

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: Unaffected

Bit	Bit Name	Description
9–0	TXEPOST	Values to write to the TXE bits. Each bit (9–0) corresponds to a QCU Q's TXE bit.
15–10	RES	Reserved. Must be written with zero. Can contain any value on read.
16	TXEPEND	Valid indication. When set, indicates that a posted TXE write has not yet completed. When clear, indicates that no posted TXE write is pending.
31–17	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.12 QCU Sleep Mask (QSM)

This register

Address offset: 0x402C

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: Unaffected

Bit	Bit Name	Description
9-0	QCUSLPMASK	Selects which QCUs control when the MAC can sleep. The MAC will not sleep until all selected QCUs have their TXE bits clear and no pending frames.
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.13 PME/CSTSCHG Configuration (PMCFG)

This register

Address offset: 0x4038

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: Unaffected

Bit	Bit Name	Description															
0	POLMODE	Power management event signalling polarity. Resets to 0x0. 0 = Power management events are low-true (that is, they are signalled by driving the PME/CSTSCHG output to ground). This setting is appropriate for a PCI environment in which PME# is used. 1 = Power management events are high-true (that is, they are signalled by driving the PME/CSTSCHG output to Vdd. This setting is appropriate for a CardBus environment in which CSTSCHG is used.															
2-1	DURCTL	PME/CSTSCHG drive control. This field determines how the chip electrically drives the power management event signal pin as a function of the desired output voltage. Resets to 0x0. <table border="1" data-bbox="565 1339 1312 1633"> <thead> <tr> <th>Field Value</th> <th>Desired PME/CSTSCHG Output Level 1</th> <th>PME/CSTSCHG Pin State</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Ground Vdd</td> <td>High-Z High-Z</td> </tr> <tr> <td>1</td> <td>Ground Vdd</td> <td>Driving High-Z</td> </tr> <tr> <td>2</td> <td>Ground Vdd</td> <td>High-Z Driving</td> </tr> <tr> <td>3</td> <td>Ground Vdd</td> <td>Driving Driving</td> </tr> </tbody> </table>	Field Value	Desired PME/CSTSCHG Output Level 1	PME/CSTSCHG Pin State	0	Ground Vdd	High-Z High-Z	1	Ground Vdd	Driving High-Z	2	Ground Vdd	High-Z Driving	3	Ground Vdd	Driving Driving
Field Value	Desired PME/CSTSCHG Output Level 1	PME/CSTSCHG Pin State															
0	Ground Vdd	High-Z High-Z															
1	Ground Vdd	Driving High-Z															
2	Ground Vdd	High-Z Driving															
3	Ground Vdd	Driving Driving															
3	SCHSEL	PCI/CardBus power management scheme select. Resets to 0x0. 0 = Use PCI power management scheme (PCI PME registers only). 1 = Use CardBus power management scheme (both PCI PME registers and CardBus Function Event registers and the zany coupling between them)															

Bit	Bit Name	Description
4	D3SLPEN	Power management state D0 to D3 transition handling policy. This bit controls whether the 'sleep enable' field (bits [17:16]) of the sleep control register (SCR) is forced to the 'force sleep' setting when the power management state in bits [1:0] of the PCI configuration space PMCSR transitions from power state D0 to power state D3. Resets to 0x0. 0 = A D0->D3 transition forces the SCR sleep enable field to the 'force sleep' setting 1 = A D0->D3 transition leaves the SCR sleep enable field unchanged. It is expected that software will select this setting as part of the preparation for WoW use.
31-5	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.14 CSTSCHG Function Event (CSTSCHG_FE)

Address offset: (0x4040)
Access: Read; Write-one-to-clear
Cold reset: Unaffected
Warm reset: Unaffected

Bit	Bit Name	Description
3-0	RES	Reserved. Must be written with zero. Can contain any value on read.
4	GWAKE	General wakeup indication. Unaffected by reset.
31-5	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.15 CSTSCHG Function Event Mask (CSTSCHG_FEM)

Address offset: (0x4044)
Access: Read/Write
Cold reset: Unaffected
Warm reset: Unaffected

Bit	Bit Name	Description
3-0	RES	Reserved. Must be written with zero. Can contain any value on read.
4	GWAKE	General wakeup indication. Unaffected by reset.
13-5	RES	Reserved. Must be written with zero. Can contain any value on read.
14	WKUP	Wakeup mask bit. Unaffected by reset.
31-15	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.16 *CSTSCHG Function Present State* (*CSTSCHG_FPS*)

Address offset: (0x4048)

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
0	WP	Write protect. Unimplemented; read as 0x0.
1	READY	Ready. Unimplemented; read as 0x1.
3–2	BVD	Battery voltage detect. Unimplemented; read as 0x3.
4	GWAKE	General wakeup indication,. Unaffected by reset.
31–5	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.17 *CSTSCHG Function Force Event* (*CSTSCHG_FFE*)

Address offset: (0x404C)

Access: Write Only; Read returns 0x0.

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
3–0	RES	Reserved. Must be written with zero. Can contain any value on read.
4	GWAKE	General wakeup indication.
31–5	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.18 *Sleep Performance Counter 0* (*SPC_ROA_0*)

Address offset: (0x4060)

Access: Read Only

Cold reset:

Warm reset:

Bit	Bit Name	Description
23–0	WAKECNT	Total number of cycles in units of 256 sleep clocks for which the chip was awake (clock core running).
31–24	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.19 Sleep Performance Counter 1 (SPC_ROA_1)

Address offset: (0x4064)

Access: Read Only

Cold reset:

Warm reset:

Bit	Bit Name	Description
23–0	SLEPCNT	Total number of cycles in units of 256 sleep clocks for which the chip was asleep (clock core running). Note that if the baseband sleep control logic is programmed such that it does not shut off the core clock when the MAC requests it to do so, then the SPC_1 counter will not increment as the chip is remaining awake even though the MAC sleep logic is instructing the baseband logic to turn off the core clock.
31–24	RES	Reserved. Must be written with zero. Can contain any value on read.

11.5.20 CIS Tuples (CIST)

Address offset: (0x5000 + TUPLE_OFFSET)

Access: Read Only

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
31–0	TUPLES	Card Information Structure data as read from the EEPROM.

11.6 EEPROM Interface Registers

Table 11-8 summarizes the EEPROM interface registers and their descriptions provided by the AR5414. These registers are located at offset address 0x6000 to 0x6010.

Table 11-8. EEPROM Interface Register Summary

Offset	Name	Description	Page
0x6000	E_ADDR	EEPROM address. Enables reading and writing of the EEPROM address.	page 148
0x6004	E_DATA	EEPROM data. Enables reading and writing of the EEPROM data.	page 148
0x6008	E_CMD	EEPROM command. Initiates an EEPROM read and write.	page 148
0x600C	E_STS	EEPROM status. Specifies read and write errors and the status of read and write completion.	page 149
0x6010	E_CFG	EEPROM configuration. Controls EEPROM operation.	page 149

11.6.1 EEPROM Address (E_ADDR)

Address offset: 0x6000

Access: Read/Write

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
9-0	E_ADDR	EEPROM entry address.
31-10	RES	Reserved. Must be written with zero. Can contain any value on read.

11.6.2 EEPROM Data (E_DATA)

Address offset: 0x6004

Access: Read/Write

Cold reset: Undefined

Warm reset: Undefined

Bit	Bit Name	Description
15-0	E_DATA	EEPROM read/write data.
31-16	RES	Reserved. Must be written with zero. Can contain any value on read.

11.6.3 EEPROM Command (E_CMD)

Address offset: 0x6008

Access: Write Only (reads always return 0)

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	E_READ	0 = Ignore 1 = Initiate an EEPROM read
1	E_WRITE	0 = Ignore 1 = Initiate an EEPROM write
2	E_RESET	0 = Ignore 1 = Initiate an EEPROM reset
31-3	RES	Reserved. Must be written with zero. Can contain any value on read.

11.6.4 EEPROM Status (E_STS)

Address offset: 0x600C

Access: Read Only

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	E_READ_ERR	0 = No read error 1 = Read error
1	E_READ_DONE	0 = Read data not ready 1 = Read data ready
2	E_WRITE_ERR	0 = No write error 1 = Write error
3	E_WRITE_DONE	0 = Write data not ready 1 = Write data ready
31-4	RES	Reserved. Must be written with zero. Can contain any value on read.

11.6.5 EEPROM Configuration (E_CFG)

Address offset: 0x6010

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
1-0	RES	Reserved.
2	E_FASTWRITE	Disable wait for write completion. 0 = Disable fast write. 1 = Enable fast write.
4-3	E_RATE	EEPROM clock rate control. Listed values are generated regardless of whether the chip is in turbo mode or not. 0 = Set EEPROM clock rate to 156 KHz 1 = Set EEPROM clock rate to 312 KHz 2 = Set EEPROM clock rate to 625 KHz
7-5	RES	Reserved. Must be written with zero. Can contain any value on read.
23-8	E_PROTECT	EEPROM write protect key. This value was loaded from the EEPROM_PROTECT entry in the EEPROM. This field is Read Only. Resets to 0x0, but then is loaded from the EEPROM. Refer to “EEPROM Read/Write Protection Mechanism” on page 25.
24	E_EPRM_EN_L	Correct EPRM_EN_L pin value. This field is Read Only. 0 = Enable loading from the EEPROM on exit from cold reset 1 = Disable loading from the EEPROM on exit from cold reset. Default initial values for all PCI configuration registers are being used.
31-25	RES	Reserved. Must be written with zero. Can contain any value on read.

11.7 PCU Registers

Table 11-9 summarizes the PCU registers and their descriptions provided by the AR5414. PCU registers are located at offset address 0x8000 to 0x881C.

Table 11-9. PCU Register Summary

Offset	Name	Description	Page
0x8000	STA_ID0	Lower 32 bits of the STA MAC address.	page 152
0x8004	STA_ID1	Upper 16 bits of the STA MAC address.	page 152
0x8008	BSS_ID0	Lower 32 bits of the BSSID.	page 153
0x800C	BSS_ID1	Upper 16 bits of the BSSID.	page 153
0x8014	TIME_OUT	Time-out to wait for ACK and CTS in clock cycles.	page 154
0x8018	RSSI_THR	Beacon RSSI warning threshold.	page 154
0x801C	USEC	Specifies μ s duration for core and reference clocks. Specifies Tx and Rx latencies in μ s.	page 154
0x8020	BEACON	Specifies the beacon period in time units (TUs)/1024 μ s.	page 155
0x8024	CFP_PERIOD	Specifies the CFP interval in TUs/1024 μ s.	page 155
0x8028	NEXT_BEACON	Specifies the next beacon time in TUs/1024 μ s.	page 155
0x802C	DBA	Specifies the next DMA beacon alert time in 1/8 TUs/1024 μ s.	page 156
0x8030	SBA	Specifies the next software beacon alert time in 1/8 TUs/1024 μ s.	page 156
0x8034	ATIM_WIN	Specifies the end of the next ATIM window in TUs/1024 μ s.	page 156
0x8038	MAX_CFP_DUR	Specifies maximum CFP interval in TUs/1024 μ s.	page 157
0x803C	RX_FILTER	Rx frame filter control.	page 157
0x8040	MCAST_FIL0	Specifies lower 32 bits of the multicast filter mask.	page 158
0x8044	MCAST_FIL1	Specifies upper 32 bits of the multicast filter mask.	page 158
0x8048	DIAG_SW	Enables and disables auto-generated ACK when a valid key is not found for a Rx frame. Various PCU functions.	page 159
0x804C	TSF_L32	Specifies lower 32 bits of the local clock (TSF).	page 160
0x8050	TSF_U32	Specifies upper 32 bits of the local clock (TSF).	page 160
0x8054	RES	Reserved.	
0x8058	DEF_ANTENNA	Specifies default antenna.	page 161
0x805C	MUTE_MASKS0	Specifies AES mute mask for frame control and TID fields.	page 162
0x8060	MUTE_MASKS1	Specifies AES mute mask for sequence number field.	page 162
0x8080	LAST_TSTP	Specifies lower 32 bits of the last beacon time-stamp.	page 162
0x8084	NAV	Specifies the current NAV value in μ s.	page 162
0x8088	RTS_OK	Specifies successful RTS/CTS exchange counter.	page 163
0x808C	RTS_FAIL	Specifies failed RTS/CTS exchange counter.	page 163
0x8090	ACK_FAIL	Specifies failed DATA/ACK exchange counter.	page 163
0x8094	FCS_FAIL	Specifies failed FCS counter.	page 163
0x8098	BEACON_CNT	Specifies beacon counter.	page 164

Table 11-9. PCU Register Summary (continued)

Offset	Name	Description	Page
0x80D4	SLP1	Sleep 1.	page 165
0x80D8	SLP2	Sleep 2.	page 166
0x80DC	SLP3	Sleep 3.	page 166
0x80E0	BSSMSKL	BSSID mask lower 32-bits.	page 166
0x80E4	BSSMSKU	BSSID mask upper 32-bits.	page 167
0x80E8	TPC	Transmit power control.	page 167
0x80EC	TFC	Transmit frame counter.	page 168
0x80F0	RFC	Receive frame counter.	page 168
0x80F4	RRC	Receive clear counter.	page 168
0x80F8	CC	Cycle counter.	page 168
0x80FC	QT1	Quiet time 1.	page 169
0x8100	QT2	Quiet time 2.	page 169
0x8104	TSF	TSF parameters.	page 169
0x8108	NOACK	QOS no ACK locator.	page 170
0x810C	PHYERR	PHY error mask.	page 171
0x8114	ACKSIFS	ACKSIFS table changes.	page 172
0x8118	MICQOSCTL	MIC QOS control.	page 172
0x811C	MICQOSSEL	MIC QOS select.	page 173
0x8120	MISCMODE	Miscellaneous mode.	page 174
0x8124	FILTOFDM	Filtered OFDM frames count.	page 175
0x8128	FILTCK	Filtered CCK frames count.	page 175
0x812C	PHYCNT1	PHY error1 count.	page 175
0x8130	PHYCNTMASK1	PHY error1 count mask.	page 176
0x8134	PHYCNT2	PHY error2 count.	page 176
0x8138	PHYCNTMASK2	PHY error2 count mask.	page 176
0x813C	TSFTHRESH	TSF threshold.	page 176
0x86A0- 0x86F8	ACKSIFS	ACKSIFS duration.	page 177
0x8700— 0x877C	DURS	ACKSIFS table changes.	page 177

11.7.1 STA Address 0 (STA_ID0)

This register contains the lower 32 bits of the STA's MAC address. The upper 16 bits are contained in the STA_ID1 register.

Address offset: 0x8000

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
31-0	STA_ADDR_L32	STA MAC address lower 32 bits [31:0].

11.7.2 STA Address 1 (STA_ID1)

This register contains the upper 16 bits of the STA's MAC address. The lower 32 bits are contained in the STA_ID0 register. This register also provides PCU configuration capabilities.

Address offset: 0x8004

Access: Read/Write

Cold reset: 0x0000_XXXX

Warm reset: 0x0000_XXXX

Bit	Bit Name	Description
15-0	STA_ADDR_U16	STA MAC address upper 16 bits [48:32].
16	AP	Access Point Operation Enable. 0 = Disable 1 = Enable
17	ADHOC	Ad hoc Operation Enable. 0 = Disable 1 = Enable
18	PWR_SV	Power Save Reporting (in self-generated frames) Enable. 0 = Disable 1 = Enable
19	NO_KEYSRCH	Key Table Search Disable. 0 = Enable 1 = Disable
20	PCF	PCF Protocol Observation Enable. 0 = Ignore PCF protocol 1 = Observe PCF protocol (no frames transmitted during CFP)
21	USE_DEFANT	When AntModeXmit in the Tx descriptor is 0: 0 = Use LAST_TX_ANT in the key cache as Tx antenna 1 = Use the LSB of the Default Antenna register as Tx antenna
22	DEFANT_UPDATE	Default Antenna. 0 = Do not update the Default Antenna register after each Tx frame 1 = Update the Default Antenna register after each Tx frame
23	RTS_USE_DEF	0 = Use AntModeXmit in the Tx descriptor for RTS 1 = Use the Default Antenna register for RTS

Bit	Bit Name	Description
24	ACKCTS_6MB	Rate for ACK and CTS. 0 = Use highest PHY mandatory rate that is less than or equal to the Rx rate 1 = Use 1 Mbps rate in 802.11a and 802.11g modes
25	BASE_RATE_11B	802.11b base rate. 0 = 1 Mbps, 2 Mbps, 5.5 Mbps, and 11 Mbps 1 = 1 Mbps and 2 Mbps
26	SECTOR_SELF_GEN	1 = Use default antenna for self-generated frames 0 = Use current antenna for self-generated frames
27	CRPT_MIC_ENABLE	1 = Enable TKIP Michael insertion and check 0 = Disable TKIP Michael insertion and check
28	KSRCH_MODE	1 = Search keycache first; if no match then use offset 0 = Use offset (do not send)
29	Preserve_SEQNUM	1 = Preserve sequence number generated by software 0 = Overwrite sequence number generated by software
30	CBCIV_ENDIAN	
31	ADHOC_MCAST_SEARCH	1 = Enable the keycache search for adhoc multicast packets 0 = Disable the keycache search for adhoc multicast packets

11.7.3 BSS Address 0 (BSS_ID0)

This register contains the lower 32 bits of the BSS identification information.

Address offset: 0x8008
Access: Read/Write
Cold reset: Unaffected
Warm reset: Unaffected

Bit	Bit Name	Description
31-0	BSSID_L32	BSSID lower 32 bits [31:0].

11.7.4 BSS Address 1 (BSS_ID1)

This register contains the upper 16 bits of BSSID and an association identification.

Address offset: 0x800C
Access: Read/Write
Cold reset: Unaffected
Warm reset: Unaffected

Bit	Bit Name	Description
15-0	BSSID_U16	BSSID upper 16 bits [48:32].
31-16	AID	Association ID. Used by the PCU to calculate which TIM bit to check in a beacon when operating in the power-save mode.

11.7.5 Time Out (*TIME_OUT*)

This register contains the amount of time to wait for an acknowledgement or clear-to-send signal before issuing a timeout.

Address offset: 0x8014

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
13–0	ACK_TIME_OUT	Acknowledgement timeout. Time-out to wait for ACK in core clock cycles -1.
15–14	RES	Reserved. Must be written with zero. Contains zeros when read.
29–16	CTS_TIME_OUT	Clear-to-send timeout. Time-out to wait for CTS in core clock cycles -1.
31–30	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.6 Signal Strength Threshold (*RSSI_THR*)

This register contains the beacon RSSI warning threshold value.

Address offset: 0x8018

Access: Read/Write

Cold reset: bits 10–8 are 0, rest Unaffected

Warm reset: bits 10–8 are 0, rest Unaffected

Bit	Bit Name	Description
7–0	RSSI_THR	RSSI threshold. Beacon RSSI warning threshold value.
15–8	BEACON_MISS	Missed beacon threshold. These bits specify the number of beacons missed before the host is alerted.
31–16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.7 Timers (*USEC*)

This register defines the short and long frame retry limits, and the short and long STA retry limits, as specified in the IEEE standards.

Address offset: 0x801C

Access: Read/Write

Cold reset: bit 29–20 are 0, rest are Unaffected

Warm reset: bit 29–20 are 0, rest are Unaffected

Bit	Bit Name	Description
6–0	USEC	μ s duration in core clocks -1.
13–7	USEC32	μ s duration in reference clocks -1.
22–14	TX_LATENCY	Transmit latency in μ s -1.
28–23	RX_LATENCY	Receive latency in μ s -1.
31–26	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.8 Beacon (BEACON)

This register controls beacon operation by the PCU.

Address offset: 0x8020
 Access: Read/Write
 Cold reset: Unaffected
 Warm reset: Unaffected

Bit	Bit Name	Description
15-0	BEACON_PERIOD	Beacon period. Defined in TU.
22-16	TIM_OFFSET	Byte offset. The byte offset from the start of the MAC header to the bitmap control sub-field in the TIM is programmed by writing to these bits.
23	RES	Reserved. Must be written with zero. Contains zeros when read.
24	RESET_TSF	TSF reset (one shot, write only). 0 = No effect 1 = Clear TSF to zero
31-25	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.9 CFP Interval (CFP_PERIOD)

This register contains the CFP period.

Address offset: 0x8024
 Access: Read/Write
 Cold reset: Unaffected
 Warm reset: Unaffected

Bit	Bit Name	Description
21-0	CFP_PERIOD	Contention-free repetition interval. STA in BSS. Defined in TU.
31-22	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.10 Next Beacon Time (NEXT_BEACON)

This timer register contains the time when the next beacon is expected in the TU (timer unit).

Address offset: 0x8028
 Access: Read/Write
 Cold reset: Unaffected
 Warm reset: Unaffected

Bit	Bit Name	Description
15-0	NEXT_BEACON	Next beacon time. A STA must initialize the time that the next beacon is expected in the TU. For an AP, 0 must be written to this register to start TSF.
31-16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.11 DMA Beacon Alert Time (DBA)

This timer register contains the time to send the next DMA beacon alert.

Address offset: 0x802C (AP or ad hoc Mode)

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
18–0	DBA	Next DMA beacon time. Time for next DMA beacon alert (AP/ad hoc) or next wake-up time (STA in BSS) (1/8 TU).
31–19	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.12 Software Beacon Alert (SBA)

This timer register contains the time to send the next software beacon alert or the start time of the next CFP.

Address offset: 0x8030

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
24–0	SBA	Software beacon alert/next CFP start time. When AP = 1 in STA_ID1 register or ad hoc = 1, TIMER2 = Next software beacon alert in 1/8 TU. When AP = 0 in STA_ID1 register, TIMER2 = Next CFP start in 1/8 TU. Refer to “ STA Address 1 (STA_ID1) ” on page 152 .
31–25	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.13 ATIM Window (ATIM_WIN)

This timer register contains the time when the ATIM window will end.

Address offset: 0x8034

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
15–0	ATIM_WIN	ATIM window time. The end of the next ATIM window (ad hoc) in TU.
31–16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.14 Maximum CFP Duration (MAX_CFP_DUR)

This register contains the maximum time for a CFP.

Address offset: 0x8038

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
15–0	MAX_CFP_DUR	Maximum CFP duration in TUs/1024 μ s.
31–16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.15 Receive Filter (RX_FILTER)

This register determines Rx frame filtering.

Address offset: 0x803C

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
0	UNICAST	Unicast frame Enable. Enable reception of unicast (directed) frames that match the STA address. 0 = Disable — No ACK will return 1 = Enable
1	MULTICAST	Multicast frame Enable. Enable reception of multicast frames that match the multicast filter. 0 = Disable 1 = Enable
2	BROADCAST	Broadcast frame Enable. Enable reception of non beacon broadcast frames that originate from the BSS whose ID matches BSSID. 0 = Disable 1 = Enable
3	CONTROL	Control frame Enable. Enable reception of control frames. 0 = Disable 1 = Enable
4	BEACON	Beacon frame Enable. Enable reception of beacon frames. 0 = Disable 1 = Enable
5	PROMISCUOUS	Promiscuous Receive Enable. Enable reception of all frames, including errors. 0 = Disable 1 = Enable
6	RES	Reserved. Must be written with zero. Contains zeros when read.
7	PROBE_REQ	Probe request enable. Enables reception of all probe request frames.
31–8	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.16 Multicast Filter 0 (MCAST_FIL0)

This register contains the lower 32 bits of the multicast filter mask. The upper 32 bits of the multicast filter mask are contained in the MCAST_FIL1 register. Refer to “[Rx frame Filtering](#)” on [page 61](#) for a description of the multicast filter.

Address offset: 0x8040

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
31–0	MCAST_FIL0	Multicast filter mask low. Lower 32 bits of multicast filter mask.

11.7.17 Multicast Filter 1 (MCAST_FIL1)

This register contains the upper 32 bits of the multicast filter mask. The lower 32 bits of the multicast filter mask are contained in the MCAST_FIL0 register. Refer to “[Multicast Filter 0 \(MCAST_FIL0\)](#)” on [page 158](#) for a description of the multicast filter.

Address offset: 0x8044

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
31–0	MCAST_FIL1	Multicast filter mask high. Upper 32 bits of multicast filter mask.

11.7.18 PCU Diagnostic (DIAG_SW)

This register controls the operation of the PCU, including the enabling/disabling of acknowledgements, CTS, transmission, reception, encryption, loopback, FCS, channel information, and scrambler seeds.

Address offset: 0x8048
 Access: Read/Write
 Cold reset: 0x0000_0000
 Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	DIS_WEP_ACK	Acknowledgement disabled when a valid key is not found for the received frames in the key cache. 0 = Enable hardware ACK when a valid key is not found for the received frames 1 = Disable hardware ACK when a valid key is not found for the received frames
1	DIS_ACK	Acknowledgement generation disabled for all frames. 0 = Enable hardware ACK 1 = Disable hardware ACK
2	DIS_CTS	CTS Generation Disable. 0 = Enable hardware CTS 1 = Disable hardware CTS
3	DIS_ENC	Encryption Disable. 0 = Enable hardware encryption 1 = Disable hardware encryption
4	DIS_DEC	Decryption Disable. 0 = Enable hardware decryption 1 = Disable hardware decryption
5	DIS_RX	Reception Disable. 0 = Enable frame reception 1 = Disable frame reception
6	LOOP_BACK	Transmit Data Loopback Enable. 0 = Disable loopback 1 = Enable loopback
7	CORR_FCS	Corrupt FCS Enable. Enabling this bit causes an invalid FCS to be appended to a frame during transmission. 0 = Generate valid Tx FCS 1 = Generate invalid Tx FCS
8	CHAN_INFO	Channel Information Enable. Enabling this bit causes 56 bytes of channel information to be stored in the receive buffer before the frame data is stored. 0 = Disable channel information 1 = Enable channel information
16-9	RES	Reserved. Must be written with zero. Contains zeros when read.
17	PROTOCOL_DIS	Protocol field check disable. 0 = Enable check of protocol field 1 = Disable check of protocol field
19:18	RES	Reserved. Must be written with zero. Contains zeros when read.
20	PXCLEARDIS	Ignore carrier sense.
21	NAVDIS	Ignore virtual carrier sense.
31-22	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.19 Time Synchronization Function L32 (TSF_L32)

Address offset: 0x804C
 Access: Read/Write
 Cold reset: Unaffected
 Warm reset: Unaffected

Bit	Bit Name	Description
31-0	TSF_L32	Lower 32 bits of the synchronization TSF.

11.7.20 Time Synchronization Function U32 (TSF_U32)

This register provides controls of IFS and EIFS clock cycles and enables carrier sense.

Address offset: 0x8050
 Access: Read/Write
 Cold reset: Unaffected
 Warm reset: Unaffected

Bit	Bit Name	Description
31-0	TSF_U32	Upper 32 bits of the TSF.

11.7.21 ADC/DAC Test (TST_ADDAC)

Address offset: 0x8054
 Access: Read/Write
 Cold reset: 0x0000_0000
 Warm reset: 0x0000_0000

Bit	Bit Name	Description
0	AD_TX	Continuous Tx mode. 0 = Disable continuous Tx test mode 1 = Enable continuous Tx test mode
1	AD_MODE	Test mode. 0 = Disable test mode 1 = Enable test mode
2	AD_EN	Test loop enable. 0 = Disable test loop 1 = Enable test loop
13-3	AD_LEN	Loop length minus 1.
14	AD_UPPER	Use upper 8 bits. 0 = Return lower eight bits of data 1 = Return upper eight bits of data
15	AD_MSB	State of MSB.
16	AD_SEL	Trigger select. 0 = Rx_clear 1 = External

Bit	Bit Name	Description
17	AD_POL	Trigger polarity. 0 = Trigger on falling edge. 1 = Trigger on rising edge.
18	AD_CAPTURE	Continuous DAC write or ADC capture.
19	AD_TRIG	Begin capture.
20	AD_ARM	Arm Rx buffer for capture.
31–21	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.22 Default Antenna (DEF_ANTENNA)

Address offset: 0x8058

Access: Read/Write

Cold reset: 0x0000_0000

Warm reset: 0x0000_0000

Bit	Bit Name	Description
3–0	DEFANT	<p>Used to listen for and receive the start of a frame sequence from a STA, except when 802.11b fast antenna diversity is in use. For receive, specifies whether to use antenna 1 or antenna 2.</p> <p>The USE_DEFANT bit (refer to “USE_DEFANT” on page 152) is set by software, then the DEFANT is selected for transmitting frames originating from the host.</p> <ul style="list-style-type: none"> ■ AP—The default antenna does not change after it is programmed by software. <ul style="list-style-type: none"> sector AP mode—normally programmed to 001. The 1 omni antenna is used for listening and transmitting RTS (refer to “RTS_USE_DEF” on page 152). omni AP mode—can be set to either 001 or 010 ■ STA—For omni STA mode, the default antenna adapts to the best antenna for communication with the AP. It can be initialized to either 001 or 010, but it will change over time. <p>Configuration Values:</p> <p>0000 = Not Valid.</p> <p>0001 = Antenna 1. Sector AP mode or omni AP mode/omni STA mode.</p> <p>0010 = Antenna 2. Omni AP mode/omni STA mode.</p> <p>0011 = Sector antenna.</p> <p>0100 = Sector antenna.</p> <p>0101 = Sector antenna.</p> <p>0110 = Sector antenna.</p> <p>0111 = Sector antenna.</p> <p>1000 = Sector antenna.</p> <p>1001 = Sector antenna.</p> <p>1010 = Sector antenna.</p> <p>1011 = Sector antenna.</p> <p>1100 = Sector antenna.</p> <p>1101 = Sector antenna.</p> <p>1110 = Sector antenna.</p> <p>1111 = Not applicable.</p>
31–4	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.23 AES Mute Mask 0 (MUTE_MASKS0)

Address offset: 0x805C

Access:

Cold reset:

Warm reset:

Bit	Bit Name	Description
15:0	AESMUTECTL	AES mute mask for frame control field.
31:16	AESMUTETID	AES mute mask for TID field.

11.7.24 AES Mute Mask 1 (MUTE_MASKS1)

Address offset: 0x8060

Access:

Cold reset:

Warm reset:

Bit	Bit Name	Description
15:0	AESMUTESEQ	AES mute mask for sequence number field.

11.7.25 Last Timestamp (LAST_TSTP)

This threshold register indicates the minimum amount of data required before initiating a transmission.

Address offset: 0x8080

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
31-0	LAST_TSTP	Beacon timestamp. Lower 32 bits of timestamp of the last beacon received.

11.7.26 NAV Value (NAV)

This register contains the current value of NAV.

Address offset: 0x8084

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
25-0	NAV	Current NAV value.
31-26	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.27 RTS OK (RTS_OK)

This register counts the number of successful RTS exchanges. The counter stops at 0xFFFF. After a read, this register is automatically reset to 0.

Address offset: 0x8088

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
15-0	RTS_OK	RTS/CTS exchange success counter.
31-16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.28 RTS Fail Count (RTS_FAIL)

This register counts the number of failed RTS exchanges. The counter stops at 0xFFFF. After a read, this register is automatically reset to 0.

Address offset: 0x808C

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
15-0	RTS_FAIL	RTS/CTS exchange failure counter.
31-16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.29 ACK Fail Count (ACK_FAIL)

This register counts the number of failed acknowledgements. The counter stops at 0xFFFF. After a read, this register is automatically reset to 0.

Address offset: 0x8090

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
15-0	ACK_FAIL	DATA/ACK failure counter.
31-16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.30 FCS Fail Count (FCS_FAIL)

This register counts the number of failed frame check sequences. The counter stops at 0xFFFF. After a read, this register is automatically reset to 0.

Address offset: 0x8094

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
15-0	FCS_FAIL	FCS failure counter.
31-16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.31 Beacon Count (BEACONCNT)

This register counts the number of valid beacon frames received. The counter stops at 0xFFFF. After a read, this register is automatically reset to 0.

Address offset: 0x8098

Access: Read Only

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
15-0	BEACONCNT	Valid beacon counter.
31-16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.32 SLEEP 1 (SLP1)

The Sleep 1 register, in conjunction with the Sleep 2 and Sleep 3 registers, control when the AR5414 should wake when waiting for receive traffic from the AP. These registers are only used when the AR5414 is in STA mode.

Address offset: 0x80D4

Access: Read/Write

Cold reset: 0x0512_AAAA

Warm reset: 0x0512_AAAA

Bit	Bit Name	Description
18-0	NEXT_DTIM	The time in 1/8 TU the PCU should wake up and wait for a DTIM Beacon. When this value matches the lsb's of the TSF it is time to wake up and wait for DTIM Beacon. Software should program this value to be slightly ahead of the next TBTT. When this time expires then the SLP_DTIM_PERIOD is added to this value and once again this logic waits for TSF to catch up to this value before waking up again.
19	ASSUME_DTIM	A mode bit which indicates whether we should assume that we missed the beacon when the SLP_BEACON_TIMEOUT occurs with no received beacons. In which case we will assume we missed the DTIM and just wait for CAB.
20	SLEEP_ENABLE	A mode bit which enable the beacon powersave state. The effect is that the TIM/DTIM trigger generated by the expiration of NEXT_TIM/NEXT_DTIM will be ignored.
23-21	RES	Reserved. Must be written with zero. Contains zeros when read.
31-24	CAB_TIMEOUT	The time in TU that the PCU will wait for CAB after receiving the beacon or the previous CAB. This will insure that if no CAB is received after the beacon is received or if a long gap occurs between CABs, that the CAB powersave state will return to idle.

11.7.33 SLEEP 2 (SLP2)

The Sleep 2 register, in conjunction with the Sleep 1 and Sleep 3 registers, control when the AR5414 should wake when waiting for receive traffic from the AP. These registers are only used when the AR5414 is in STA mode.

Address offset: 0x80D8

Access: Read/Write

Cold reset: 0x020_5555

Warm reset: 0x020_5555

Bit	Bit Name	Description
18-0	NEXT_TIM	The time in 1/8 TU the PCU should wake up and wait for a TIM Beacon. The mechanism for programming and updating is the same as for SLP_NEXT_DTIM.
23-19	RES	Reserved. Must be written with zero. Contains zeros when read.
31-24	BEACON_TIMEOUT	The time in TU that the PCU will wait for Beacon after waking up. If this time expires and we woke due to SLP_NEXT_DTIM and SLP_ASSUME_DTIM is active then assume that we missed the beacon and go directly to watching for CAB. Otherwise when this time expires, the beacon powersave state will return to idle.

11.7.34 SLEEP 3 (SLP3)

The Sleep 3 register, in conjunction with the Sleep 1 and Sleep 2 registers, control when the AR5414 should wake when waiting for receive traffic from the AP. These registers are only used when the AR5414 is in STA mode.

Address offset: 0x80DC

Access: Read/Write

Cold reset: 0x0003_0002

Warm reset: 0x0003_0002

Bit	Bit Name	Description
15-0	SLP_TIM_PERIOD	Time (in TU) between TIM beacon messages.
31-16	SLP_DTIM_PERIOD	Time (in TU) between DTIM beacon messages.

11.7.35 STA Mask Lower 32-bits Register (STAMSKL)

This STA register provides multiple BSSID support when the AR5414 is in AP mode.

Address offset: 0x80E0

Access: Read/Write

Cold reset: 0xFFFF_FFFF

Warm reset: 0xFFFF_FFFF

Bit	Bit Name	Description
31-0	BSS_MASK_L	STA Mask lower 32-bit register. Provides multiple BSSID support.

11.7.36 STA Mask Upper 16-bits Register (STAMSKU)

This STA register provides multiple BSSID support when the AR5414 is in AP mode.

Address offset: 0x80E4

Access: Read/Write

Cold reset: 0xFFFF

Warm reset: 0xFFFF

Bit	Bit Name	Description
15–0	BSS_MASK_U	STA Mask upper 16-bit register.
31–16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.7.37 Transmit Power Control (TPC)

This register set the transmit power for self-generated response frames.

Address offset: 0x80E8

Access: Read/Write

Cold reset: 0x3F3F3F

Warm reset: 0x3F3F3F

Bit	Bit Name	Description
5–0	ACK_PWR	ACK self-generated response frames.
7–6	RES	Reserved. Must be written with zero. Contains zeros when read.
13–8	CTS_PWR	CTS self-generated response frames.
31–14	RES	Reserved. Must be written with zero. Contains zeros when read.

11.8 Baseband Interface MIB Counter Registers

The Transmit Frame Counter register, in conjunction with the Receive Frame Counter, Receive Clear Counter, and Cycle Counter registers are used to provide software a means of profiling the behavior at the MAC baseband interface for performance analysis. These counters are based on the system clock domain which turns off during sleep. The MIB Control register controls the behavior and will hold the values of these counters (refer to “[Management Information Base Control \(MIBC\)](#)” on page 95). The MIBC register clear (CMC) bit will zero out all values of these registers. The MIBC register counter strobe bit (MCS) will increment all the registers each cycle.

These registers do not roll over or saturate, but rather use a time-weighted average to maintain the ratios of these MIB counter registers. When the cycle counter register reaches

32'hFFFFFFFF, all the registers shift their values right by 1. So the new cycle counter register will be 32'h7FFFFFFF. Writes are allowed to verify averaging behavior.

11.8.1 Transmit Frame Counter (TFC)

The Transmit Frame Counter register counts the number of cycles the tx_frame signal is active.

Address offset: 0x80EC

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
31-0	TX_FRAME_CNT	Counts the number of cycles the tx_frame signal is active.

11.8.2 Receive Frame Counter Register (RFC)

This register counts the number of cycles the rx_frame signal is active.

Address offset: 0x80F0

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
31-0	RX_FRAME_CNT	Counts the number of cycles the rx_frame signal is active.

11.8.3 Receive Clear Counter (RRC)

This register counts the number of cycles the rx_clear signal is active.

Address offset: 0x80F4

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
31-0	RX_CLEAR_CNT	Counts the number of cycles the rx_clear signal is active.

11.8.4 Cycle Counter (CC)

This register counts the number of clock cycles.

Address offset: 0x80F8

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
31-0	CYCLE_CNT	Counts the number of clock cycles.

11.8.5 Quiet Time Register 1 (QT1)

The Quiet Time registers 1 and 2 implement the quiet time function specified in the proposed 802.11h extension supporting radar detection.

Address offset: 0x80FC

Access: Read/Write

Cold reset: 0x0002_0000

Warm reset: 0x0002_0000

Bit	Bit Name	Description
15-0	NEXT_QUIET	The time offset in TU's which is compared with the bits [25:10] of the TSF. When these values match, the chip is in "quiet time". The current value of NEXT_QUIET will be added to the QUIET_PERIOD to create the new NEXT_QUIET value. All transmits in progress will be terminated and no new transmit will be sent until the QUIET_DURATION has elapsed.
16	QUIET_ENABLE	Determines whether we are in quiet mode or not. If high then the chip is in quiet time mode which means that it periodically terminates/suspends transmits for a set duration.
17	QUIET_ACK_CTS_ENABLE	
31-18	RES	Reserved. Must be written with zero. Contains zeros when read.

11.8.6 Quiet Time Register 2 (QT2)

The Quiet Time registers 1 and 2 implement the quiet time function specified in the proposed 802.11h extension supporting radar detection.

Address offset: 0x8100

Access: Read/Write

Cold reset: 0x0002_0001

Warm reset: 0x0002_0001

Bit	Bit Name	Description
15-0	QUIET_PERIOD	The length of time in TU's between "quiet time".
31-16	QUIET_DURATION	The length of time in TU's what the chip is required to be quiet.

11.8.7 TSF Parameters (TSF)

This register sets the amount to increment TSF each time the microsecond prescaler counts to zero. (See USEC_32.)

Address offset: 0x8104

Access: Read/Write

Cold reset: Unaffected

Warm reset: Unaffected

Bit	Bit Name	Description
7-0	TSF_INCREMENT	TSF increment count.
31-8	RES	Reserved. Must be written with zero. Contains zeros when read.

11.8.8 QoS No Ack (NOACK)

This register provides a mechanism to locate the NoACK information in the QoS field and determine which encoding means NOACK.

Address offset: 0x8108

Access: Read/Write

Cold reset: 0xCC

Warm reset: 0xCC

Bit	Bit Name	Description
3-0	NOACK_2_BIT_VALUES	These values are of a two bit field which indicate "No Ack". <i>NOACK_2_BIT_VALUE:</i> <i>Encoding matching No ACK:</i> xxx1 00 xx1x 01 x1xx 10 1xxx 11
6-4	NOACK_BIT_OFFSET	The bit offsets from the byte where the "No Ack" information should be stored. This offset can range from 0 to 6 only.
8-7	NOACK_BYTE_OFFSET	The number of bytes from the byte after end of the header of a data packet to the byte location where the "No Ack" information is stored. (The end of the header is at byte offset 25 for 3 address packets and 31 for 4 address packets.)
31-9	RES	Reserved. Must be written with zero. Contains zeros when read.

11.8.9 PHY Error Mask (PHYERR)

This register provides the ability to choose which PHY errors from the baseband will be filtered. The error number is used as an offset into this register. If the mask value at the offset is 0, then this error will be filtered and not show up on the receive queue. Only the first 32 of the 256 possible PHY errors have a mask. All others will be filtered.

Address offset: 0x810C

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
0	ERROR TRANSMIT_UNDERRUN	
3-1	RES	Reserved. Must be written with zero. Contains zeros when read.
4	ERROR PANIC	
5	ERROR RADAR_DETECT	Radar signal.
6	ERROR ABORT	
7	ERROR TX_INTERRUPT_RX	
16-8	RES	Reserved. Must be written with zero. Contains zeros when read.
17	ERROR OFDM TIMING	False detection for OFDM.
18	ERROR OFDM SIGNAL_PARITY	
19	ERROR OFDM RATE_ILLEGAL	
20	ERROR OFDM LENGTH_ILLEGAL	
21	ERROR OFDM POWER_DROP	
22	ERROR OFDM SERVICE	
23	ERROR OFDM RESTART	
24	RES	Reserved. Must be written with zero. Contains zeros when read.
25	ERROR CCK TIMING	False detection for CCK.
26	ERROR CCK HEADER_CRC	
27	ERROR CCK RATE_ILLEGAL	
29-28	RES	Reserved. Must be written with zero. Contains zeros when read.
30	ERROR CCK SERVICE	
31	ERROR CCK RESTART	

11.8.10 ACK SIFS (ACKSIFS)

This register accounts for changes in the ACK-SIFS table used for duration calculations to accommodate Turbo mode.

Address offset: 0x8114

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
7-0	ACKSIFS_DUR	Signed value to be subtracted from ACKSIFS table. Value is in μ sec.
31-4	RES	Reserved. Must be written with zero. Contains zeros when read.

11.8.11 MIC QOS Control (MICQOSCTL)

The internal address for this register is 046, and the clock is system_clk.

Address offset: 0x8118

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
1:0	MIC_QOS_CONTROL [0]	MIC QOS control [0]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.
3:2	MIC_QOS_CONTROL [1]	MIC QOS control [1]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.
5:4	MIC_QOS_CONTROL [2]	MIC QOS control [2]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.
7:6	MIC_QOS_CONTROL [3]	MIC QOS control [3]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.
9:8	MIC_QOS_CONTROL [4]	MIC QOS control [4]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.
11:10	MIC_QOS_CONTROL [5]	MIC QOS control [5]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.

Bit	Bit Name	Description
13:12	MIC_QOS_CONTROL [6]	MIC QOS control [6]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.
15:14	MIC_QOS_CONTROL [7]	MIC QOS control [7]. 0 = Use 0 when calculating michael. 1 = Use 1 when calculating michael. 2 = Use MIC_QOS_SELECT when calculating michael. 3 = Use inverse of MIC_QOS_SELECT when calculating michael.
16	MIC_QOS_ENABLE	Enable MIC QOS control. 0 = Disable hardware michael. 1 = Enable hardware michael.

11.8.12 MIC QOS Select (MICQOSSEL)

The internal address for this register is 047, and the clock is system_clk.

Address offset: 0x811C
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
3:0	MIC_QOS_SELECT [0]	MIC QOS select [0]. Select the OOS TID bit when calculating michael.
3:2	MIC_QOS_SELECT [1]	MIC QOS select [1]. Select the OOS TID bit when calculating michael.
5:4	MIC_QOS_SELECT [2]	MIC QOS select [2]. Select the OOS TID bit when calculating michael.
7:6	MIC_QOS_SELECT [3]	MIC QOS select [3]. Select the OOS TID bit when calculating michael.
9:8	MIC_QOS_SELECT [4]	MIC QOS select [4]. Select the OOS TID bit when calculating michael.
11:10	MIC_QOS_SELECT [5]	MIC QOS select [5]. Select the OOS TID bit when calculating michael.
13:12	MIC_QOS_SELECT [6]	MIC QOS select [6]. Select the OOS TID bit when calculating michael.
15:14	MIC_QOS_SELECT [7]	MIC QOS select [7]. Select the OOS TID bit when calculating michael.

11.8.13 Miscellaneous Mode (MISCMODE)

The internal address for this register is 048, and the clock is system_clk.

Address offset: 0x8120

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
0	BSSID_MATCH_FORCE	If the BSSID_MATCH_FORCE bit is set, all logic based on matching the BSSID thinks that the BSSID matches.
1	ACKSIFS_MEMORY	If the ACKSIFS_MEMORY bit is set, the ACKSIFS logic in the transmit state machine uses the contents of the Rate to ACKSIFS instead of the built in table in the transmit state machine.
2	MIC_NEW_LOCATION_ENABLE	If the MIC_NEW_LOCATION_ENABLE is set, the transmit Michael Key is assumed to be co-located in the same entry that the receive Michael key is located.
3	TX_ADD_TSF	If the TX_ADD_TSF bit is set, the TSF in the transmit packet will be added to the internal TSF value for transmit beacons and prob_response frames.
14	MISS_BEACON_IN_SLEEP	If the MISS_BEACON_IN_SLEEP bit is set, the missed beacon logic does not clear the missed beacon count when the chip is in sleep.
15	ENABLE_SW_BEACON_ALERT	If the ENABLE_SW_BEACON_ALERT bit is set, the software beacon alert interrupt signal between the PCU and the DMA enables, even if the PCU is not set to AP or ADHOC mode.
16	ENABLE_DMA_BEACON_ALERT	If the ENABLE_DMA_BEACON_ALERT bit is set, the DMA beacon alert signal between the PCU and the DMA enables, even if the PCU is not set to AP or ADHOC mode.
17	LATE_RX_CLEAR	If the LATE_RX_CLEAR bit is set, the logic starts counting SIFS after receiving a frame on the rising edge of rx_clear, even when rx_frame dropped earlier than the rising of rx_clear.
18	FORCE_QUIET_COLLISION	If the FORCE_QUIET_COLLISION bit is set, the PCU thinks that it is in quiet collision period, kills any transmit frame in progress, and prevents any new frame from starting.

11.8.14 Filtered OFDM Frames Count (FILTOFDM)

The internal address for this register is 049, and the clock is system_clk.

Address offset: 0x8124
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
23:0	<i>FILTOFDM_CNT</i>	Counts the OFDM frames that were filtered using PCI MIB control signals. The MIB freeze register holds all the values of these registers, and PCI MIB zeros out all the values of these registers. PIB MIB forces incrementation of all registers in each cycle. This counter saturates at the highest value and is writable. If the upper two bits of these counters are b11, PCU_MIB_THRESHOLD is asserted and an interrupt generated.

11.8.15 Filtered CCK Frames Count (FILTCKK)

The internal address for this register is 04A, and the clock is system_clk.

Address offset: 0x8128
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
23:0	<i>FILTCKK_CNT</i>	Counts the CCK frames that were filtered using PCI MIB control signals. The MIB freeze register holds all the values of these registers, and PCI MIB zeros out all the values of these registers. PIB MIB forces incrementation of all registers in each cycle. This counter saturates at the highest value and is writable. If the upper two bits of these counters are b11, PCU_MIB_THRESHOLD is asserted and an interrupt generated.

11.8.16 PHY Error1 Count (PHYCNT1)

The internal address for this register is 04B, and the clock is system_clk.

Address offset: 0x812C
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
23:0	<i>PHY_ERROR_CNT1</i>	Counts any PHY error1 using PCI MIB control signals. The MIB freeze register holds all the values of these registers, and PCI MIB zeros out all the values of these registers. PIB MIB forces incrementation of all registers in each cycle. This counter saturates at the highest value and is writable. If the upper two bits of these counters are b11, PCU_MIB_THRESHOLD is asserted and an interrupt generated.

11.8.17 PHY Error1 Count Mask (PHYCNTMASK1)

The internal address for this register is 04C,
and the clock is system_clk.

Address offset: 0x8130
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
23:0	PHY_ERROR_CNT_MASK1	Counts any error that matches the PHY error1 mask. The values of any 32-bit masks correspond to the first 32 encoded values of the error. Setting multiple bits in the mask provides an ORing function to allow counting flexibility (e.g., setting the mask to 0xFF0000FF means all PHY errors from 0–7 and 24–31 are counted).

11.8.18 PHY Error2 Count (PHYCNT2)

The internal address for this register is 04D,
and the clock is system_clk.

Address offset: 0x8134
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
23:0	PHY_ERROR_CNT2	Counts any PHY error2 using PCI MIB control signals. The MIB freeze register holds all the values of these registers, and PCI MIB zeros out all the values of these registers. PIB MIB forces incrementation of all registers in each cycle. This counter saturates at the highest value and is writable. If the upper two bits of these counters are b11, PCU_MIB_THRESHOLD is asserted and an interrupt generated.

11.8.19 PHY Error2 Count Mask (PHYCNTMASK2)

The internal address for this register is 04E, and
the clock is system_clk.

Address offset: 0x8138
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
23:0	PHY_ERROR_CNT_MASK2	Counts any error that matches the PHY error2 mask. The values of any 32-bit masks correspond to the first 32 encoded values of the error. Setting multiple bits in the mask provides an ORing function to allow counting flexibility (e.g., setting the mask to 0xFF0000FF means all PHY errors from 0–7 and 24–31 are counted).

11.8.20 TSF Threshold (TSFTHRESH)

The internal address for this register is 04F, and
the clock is system_clk.

Address offset: 0x813C
Access: Read/Write
Cold reset: 0x0
Warm reset: 0x0

Bit	Bit Name	Description
15:0	TSF_THRESHOLD	Asserts the PCU_TSF_OUT_OF_RANGE_INTER if the corrected receive TSF in a beacon is different from the internal TSF by more than this threshold.

11.8.21 ACKSIFS Duration (ACKSIFS)

This register accounts for the ACKSIFS duration.

Address offset: 0x86A0-0x86F8

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Address offset:

0x86A0 ACKSIFS duration for 48 Mbps.

0x86A4 ACKSIFS duration for 24 Mbps.

0x86A8 ACKSIFS duration for 12 Mbps.

0x86AC ACKSIFS duration for 6 Mbps.

0x86B0 ACKSIFS duration for 54 Mbps.

0x86B4 ACKSIFS duration for 36 Mbps.

0x86B8 ACKSIFS duration for 18 Mbps.

0x86BC ACKSIFS duration for 9 Mbps.

0x86E0 ACKSIFS duration for 11 Mbps (long preamble).

0x86E4 ACKSIFS duration for 5.5 Mbps (long preamble).

0x86E8 ACKSIFS duration for 2 Mbps (long preamble).

0x86EC ACKSIFS duration for 1 Mbps (long preamble).

0x86F0 ACKSIFS duration for 11 Mbps (short preamble).

0x86F4 ACKSIFS duration for 5.5 Mbps (short preamble).

0x86F8 ACKSIFS duration for 2 Mbps (short preamble).

Bit	Bit Name	Description
9:0		Normal mode.
19:0		Turbo mode.

11.8.22 Rate to Duration (DURS)

This register accounts for changes in the ACK-SIFS table used for duration calculations to accommodate Turbo mode.

Address offset: 0x8700-0x877C

Access: Read/Write

Cold reset: 0x0

Warm reset: 0x0

Bit	Bit Name	Description
15-0	RATE_TO_DURATION	The duration field of data packets depends on the rate since the ACK time will be different based on the changing rates due to multirate. An assumption is made that all stations will follow this same ACK rate rule. The rate data transfer will index into this table and insert the result into the duration field of data packets. There are 32 entries in this table to correspond to the 32 possible rates. The width of the entry is 16 bits to match the width of the duration field in the packet. The duration field is only overwritten if the duration update enable bit in the transmit descriptor is low.
31-16	RES	Reserved. Must be written with zero. Contains zeros when read.

11.9 Key Table

The key table contains 128 entries that include the keys used to encrypt Tx frames and decrypt Rx frames. Each entry contains a variable length key, which is stored along with the key length, the MAC address associated with that

key, and a key-valid flag. The key table starts at offset address 0x8800 and each entry occupies eight consecutive 32-bit word addresses. Each eight 32-bit word entry contains the following fields.

32-bit Word	Bit	Description
0	31-0	Key bits 31-0.
1	15-0	Key bits 47-32.
	31-16	Reserved.
2	31-0	Key bits 79-48.
3	15-0	Key bits 95-80.
	31-16	Reserved.
4	31-0	Key bits 127-96.
5	2-0	Key Type: 000 = WEP 40-bit key 001 = WEP 104-bit key 010 = Reserved 011 = WEP 128-bit key 100 = TKIP and Michael 101 = AES/OCB 128-bit key 110 = AES/CCM 128-bit key 111 = Disable cipher
	3	000 = Previous transmit was on antenna 1 001 = Previous transmit was on antenna 2
	31-4	Reserved.
6	31-0	MAC address bits 32-1.
7	14-0	MAC address bits 47-33.
	15	Key Valid. 0 = Invalid key and MAC address 1 = Valid key and MAC address
	31-16	Reserved.

11.10 TKIP Key

When the key type is 4 (TKIP) and the key is valid, the entry + 64 contains the Michael key. TKIP keys are not allowed to reside in the

entries 64-127, because they require the Michael key. Entries 64-127 are always reserved for Michael. [Table 11-10 on page 178](#) shows the entries for Michael.

Table 11-10. TKIP Key Values

Intrakey Offset	Bits	Description
8*N = 800	31:0	Michael key 0
8*N = 804	15:0	Reserved
8*N = 808	31:0	Michael key 1
8*N = 80C	15:0	Reserved
8*N = 810	31:0	Reserved
8*N = 814	15:0	Reserved
8*N = 818	31:0	Reserved
8*N = 81C	14:0	Reserved
	15	Key valid = 0

12. UART Register Descriptions

The AR5414 includes a high-speed UART that supports DMA. The following sections describe the Universal Asynchronous Receiver/Transmitter (UART) registers for the AR5414.

12.1 UART Control and Status Registers

The AR5414 UART is used to serially receive and transmit data to a peripheral, modem, or data set. It contains registers to control the character length, baud rate, parity generation/checking, and interrupt generation.

Table 12-1. AR5414 Function 1 Offset Addresses: PCI Serial Port

Offset Location	Usage	Description
0x000	UART register	UART receive buffer register (RBR), transmit holding
0x004	UART register	UART interrupt enable register and divisor latch high
0x008	UART register	UART interrupt identity register (IIR) and FIFO control
0x00C	UART register	UART line control register (LCR)
0x010	UART register	UART modem control register (MCR)
0x014	UART register	UART line status register (LSR)
0x018	UART register	UART modem status register (MSR)
0x01C	UART register	UART scratch register (SCR)
0x100	UART register	UART clock configuration register (U_CCR)
0x104	UART register	UART reset control register (U_RC)
0x108	UART register	UART control register (U_CTL)
0x10C	UART register	UART interrupt status register (U_ISR)
0x110	UART register	UART interrupt mask register (U_IMR)
0x114	UART register	UART interrupt enable register (U_IER)
0x118	UART register	UART extended transmit FIFO status register (U ETFSTS)
0x11C	UART register	UART extended receive FIFO status register (U_ERFSTS)
0x400-0x5FC	UART register	UART extended transmit FIFO write access, single byte
0x600-0x7FC	UART register	UART extended receive FIFO read access, single byte
0x800-0xBFC	UART register	UART extended transmit FIFO write access, word (U ETF_PUSH4)
0xC00-0xFFC	UART register	UART extended receive FIFO read access, word (U_ERF_POP4)

Table 12-2 summarizes definitions for the UART registers. The DMA function applies to high-speed UART (U0) only.

Table 12-2. Universal Asynchronous Receiver/Transmitter Register Mapping

UART Register	Identifier	Description	Page
Receive Buffer	RBR	A read-only register that contains the data byte received on the serial input port (SIN). The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LSR) is set. The data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error.	page 181
Transmit Holding	THR	A write-only register that contains data to be transmitted on the serial output port (SOUT). Data can be written to this register any time that the THR Empty (THRE) bit of the Line Status Register (LSR) is set (refer to “Line Status Register (LSR)” on page 184). If THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten.	page 181
Divisor Latch (Low)	DLL	The divisor latch low (DLL) register with the divisor latch high (DLH) register forms a 16-bit, read/write, divisor latch register that contains the baud rate divisor for the UART. It is accessed by first setting the DLAB bit (bit 7) in the line control register (LCR) (see “Line Control Register (LCR)” on page 183). The output baud rate is equal to the input clock frequency divided by sixteen times the value of the baud rate divisor: baud = (clock freq) / (16 * divisor)	page 181
Divisor Latch (High)	DLH	The divisor latch high (DLH) register with the divisor latch low (DLL) register forms a 16-bit, read/write, divisor latch register that contains the baud rate divisor for the UART. It is accessed by first setting the DLAB bit (bit 7) in the line control register (LCR). The output baud rate is equal to the input clock frequency divided by sixteen times the value of the baud rate divisor: baud = (clock freq) / (16 * divisor)	page 181
Interrupt Enable	IER	A read/write register containing these four bits, which enable interrupt generation: <ul style="list-style-type: none"> ■ Enable received data available interrupt (ERBFI) ■ Enable transmitter holding register empty interrupt (ETBEI) ■ Enable receiver line status interrupt (ELSI) ■ Enable modem status interrupt (EDSSI) 	page 181
Interrupt Identity	IIR	A read-only register identifying the interrupt source. The lower four bits identify the highest priority pending interrupt.	page 182
Modem Control	MCR	A read-write register whose lower four bits directly manipulate the outputs of the UART.	page 184
Line Control	LCR	Controls the format of the data that is transmitted and received by the UART.	page 184
Line Status	LSR	Contains status of the receiver and transmitter data transfers.	page 184
Modem Status	MSR	Contains the current state of the modem control input lines and if they changed.	page 185
Scratch	SCR	This register is not supported.	page 186
FIFO Control	FCR	This register is not supported and must be written with 0.	page 186
UART Interrupt Status	U_ISR	Contains UART interrupt status	page 186
UART Interrupt Mask	U_IMR	Contains UART interrupt mask	page 188
UART Interrupt Enable	U_IER	Contains UART interrupt enable	page 188

12.1.1 Receive Buffer Register (RBR)

This register is a read-only register that contains the data byte received on the serial input port (SIN). The data in this register is valid only if the Data Ready (DR) bit in the Line Status Register (LSR) is set. Data in the RBR must be read before the next data arrives, otherwise it will be overwritten, resulting in an overrun error.

MBAR offset: 0x000
IOBAR offset: 0x0
Access: (varies)

12.1.2 Transmit Holding Register (THR)

This register is a write-only register that contains data to be transmitted on the serial output port (SOUT). Data can be written to the THR any time that the THR Empty (THRE) bit of the Line Status Register (LSR) is set.

If THRE is set, writing a single character to the THR clears the THRE. Any additional writes to the THR before the THRE is set again causes the THR data to be overwritten.

MBAR offset: 0x000
IOBAR offset: 0x0
Access: (varies)

12.1.3 Divisor Latch High (DLH)

The DLH register in conjunction with DLL forms a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. It is accessed by first setting the DLAB bit (bit 7) in the Line Control Register (LCR). The output baud rate is equal to the input clock frequency divided by sixteen times the value of the baud rate divisor:

$\text{baud} = (\text{clock frequency}) / (16 * \text{divisor})$.

MBAR offset: 0x004
IOBAR offset: 0x1
Access: (varies)

12.1.4 Divisor Latch Low (DLL)

The DLH register in conjunction with DLL forms a 16-bit, read/write, Divisor Latch register that contains the baud rate divisor for the UART. It is accessed by first setting the DLAB bit (bit 7) in the Line Control Register (LCR). The output baud rate is equal to the input clock frequency divided by sixteen times the value of the baud rate divisor:

$\text{baud} = (\text{clock frequency}) / (16 * \text{divisor})$.

MBAR offset: 0x000
IOBAR offset: 0x0
Access: (varies)

12.1.5 Interrupt Enable Register (IER)

This register is read/write and contains four bits that enable the generation of four interrupts:

- Enable Received Data Available (ERBFI)
- Enable Transmitter Holding Register Empty (ETBEI)
- Enable Receive Line Status (ELSI)
- Enable Modem Status (EDSSI)

MBAR offset: 0x004
IOBAR offset: 0x1
Access: (varies)

12.1.6 Interrupt Identity Register (IIR)

This register is read-only and identifies the source of an interrupt. [Table 12-3](#) summarizes details of interrupt operation.

MBAR offset: 0x008

IOBAR offset: 0x2

Access: (varies)

Table 12-3. UART Interrupt Control Functions

Interrupt Identification Register			Interrupt Set and Reset Function			
Bit 2	Bit 1	Bit 0	Priority Level	Interrupt Type	Interrupt Source	Interrupt Reset Control
0	0	1	—	None	None	—
1	1	0	Highest	Receiver line status	Overflow/parity/framing errors or break interrupt.	Reading the line status register.
1	0	0	Second	Received data available	Receiver data available or read data FIFO trigger level reached.	Reading the receiver buffer register or the FIFO drops below the trigger level.
0	1	0	Third	Transmitter holding register empty	Transmitter holding register empty.	Reading the IIR register (if source of interrupt) or writing into THR.
0	0	0	Fourth	MODEM status	Clear to send or data set ready or ring indicator or data center detect.	Reading the MODEM status register.

12.1.7 Line Control Register (LCR)

This register controls the format of the data that is transmitted and received by the UART.

MBAR offset: 0x00C

IOBAR offset: 0x3

Access: Read/Write

Size: 8 bits

Bit	Bit Name	Description
1-0	CLS	Controls the number of bits per character in each transmitted or received serial character.
2	STOP	Controls the number of stop bits in each transmitted or received serial character.
3	PEN	Parity Enable. When set, parity is enabled.
4	EPS	Even Parity Select. If parity is enabled, this bit selects between even and odd parity. If set to a logic '1', an even number of logic '1's is transmitted or checked. If set to a logic '0', an odd number of logic '1's is transmitted or checked.
5	Stick Parity	Not Used.
6	Break	Setting this bit sends a break signal by holding the sout line low (when not in Loopback Mode, as determined by Modem Control Register bit 4) (refer to " Modem Control Register (MCR) " on page 184), until the Break bit is cleared. When in Loopback Mode, the break condition is internally looped back to the receiver.
7	DLAB	Divisor Latch Access. Setting this bit enables reading and writing of the Divisor Latch register (DLL and DLH) to set the baud rate of the UART. This bit must be cleared after initial baud rate setup to access other registers.

12.1.8 Modem Control Register (MCR)

This register controls the interface with the modem or data set.

MBAR offset: 0x010

IOBAR offset: 0x4

Access: Read/Write

Size: 8 bits

Bit	Bit Name	Description
0	DTR	Drives UART output DTR_L.
1	RTS	Drives UART output RTS_L.
2	OUT 1	Drives UART output U0_OUT1_L.
3	OUT 2	Drives UART output U0_OUT2_L.
4	LOOPBACK	When set, data on the sout line is held HIGH, while serial data output is looped back to the sin line, internally. In this mode all the interrupts are fully functional.
7-5	RES	Must be filled with 0.

12.1.9 Line Status Register (LSR)

This register contains status of the receiver and transmitter data transfers.

MBAR offset: 0x014

IOBAR offset: 0x5

Access: Read Only

Size: 8 bits

Bit	Bit Name	Description
0	DR	Data Ready. When set, this bit indicates the receiver contains at least one character in the RBR. This bit is cleared when the RBR is read.
1	OE	Overrun Bit. When set, this bit indicates an overrun error has occurred because a new data character was received before the previous data was read. The OE bit is set when a new character arrives in the receiver before the previous character was read from the RBR. When this happens, the data in the RBR is overwritten.
2	PE	Parity Error. This bit is set whenever a parity error occurs in the receiver if the Parity Enable (PEN) bit in the Line Control register is set (refer to " Line Control Register (LCR) " on page 183).
3	FE	Framing Error. This bit is set whenever a framing error occurs in the receiver. A framing error occurs when the receiver does not detect a valid STOP bit in the received data. The OE, PE and FE bits are reset when a read of the Line Status register is performed (refer to " Line Status Register (LSR) " on page 184).
4	BI	Break Interrupt. This bit is set whenever the serial input (SIN) is held in a logic '0' state for longer than the sum of <i>start time + data bits + parity + stop bits</i> . A break condition on <i>sin</i> causes one and only one character, consisting of all zeros, to be received by the UART. Reading the Line Status register clears the BI bit.

Bit	Bit Name	Description
5	THRE	Transmitter Holding Register Empty. When set, this bit indicates the UART can accept a new character for transmission. This bit is set whenever data is transferred from the THR to the transmitter shift register and no new data has been written to the THR. This also causes a THRE Interrupt to occur, if the THRE Interrupt is enabled.
6	TEMT	Transmitter Empty. This bit is set whenever the Transmitter Holding Register and the Transmitter Shift Register are both empty.
7	FERR	FIFO Receiver Error. This bit is only active when FIFOs are enabled. It is set when at least one parity error, framing error, or break indication in the FIFO occurs. This bit is cleared when the LSR is read, the character with the error is at the top of the receiver FIFO, and no subsequent errors occur in the FIFO. (Not supported.)

12.1.10 Modem Status Register (MSR)

This register contains the current status of the modem control input lines and if they changed.

MBAR offset: 0x018

IOBAR offset: 0x6

Access: Read Only

Size: 8 bits

Bit	Bit Name	Description
0	DCTS	Records whether the modem control line CTS_L has changed since the last time the CPU read the register.
1	DDSR	Records whether the modem control line DSR_L has changed since the last time the CPU read the register.
2	TERI	Indicates RI_L has changed since the last time the CPU read the register.
3	DDCD	Records whether the modem control line DCD_L has changed since the last time the CPU read the register.
4	CTS	Contains information on the current state of the modem control lines. CTS is the compliment of CTS_L.
5	DSR	Contains information on the current state of the modem control lines. CTS is the compliment of DSR_L.
6	RI	Contains information on the current state of the modem control lines. CTS is the compliment of RI_L.
7	DCD	Contains information on the current state of the modem control lines. CTS is the compliment of DCD_L.

12.1.11 Scratch Register (SCR)

This register is an 8-bit read/write register for programmers to use as a temporary storage space.

MBAR offset: 0x01C

IOBAR offset: 0x7

Access: Read/Write

Size: 8 bits

Bit	Bit Name	Description
7-0	RES	Unused.

12.1.12 FIFO Control Register (FCR)

This write-only register must have the `fifo_mode` bit set to 0 causing this register to have no effect.

MBAR offset: 0x00C

IOBAR offset: 0x3

Access: Read/Write

Size: 8 bits

Bit	Bit Name	Description
0	FIFO_MODE	Must be written with zero.
31-1	RES	Reserved.

12.1.13 UART Interrupt Status Register (U_ISR)

MBAR offset: 0x01C

IOBAR offset: (Inaccessible)

Access: Read-and-clear; writes are ignored

Bit	Bit Name	Description
0	UARTTXERR	Extended transmit FIFO error indication. When set, indicates that software attempted to write the extended transmit FIFO when the FIFO was full. Resets to 0x0.
1	UARTRXERR	Extended receive FIFO error indication. When set, indicates that software attempted to read the extended receive FIFO when the FIFO was empty. Resets to 0x0.
2	UARTTXEMP	Extended transmit FIFO empty threshold indication. When set, indicates that the extended transmit FIFO level is at or below the threshold selected by bits [6:4] in the U_CTL register. Resets to 0x0.
3	UARTRXFUL	Extended receive FIFO full threshold indication. When set, indicates that the extended receive FIFO level is at or above the threshold selected by bits [9:7] in the U_CTL register. Resets to 0x0.

Bit	Bit Name	Description
4	UARTRXTO	Extended receive FIFO timeout indication. When set, indicates that the extended receive FIFO is non-empty, but no new character has been pushed within the timeout selected by bits [23:12] of the U_CTL register. Resets to 0x0.
31-5	RES	Reserved.

DO NOT COPY

12.1.14 UART Interrupt Mask Register (U_IMR)

MBAR offset: 0x110

IOBAR offset: (Inaccessible)

Access: Read/Write

Bit	Bit Name	Description
0	UARTTXERRI	Enable for the extended transmit FIFO error interrupt. Resets to 0x0.
1	UARTRXERRI	Enable for the extended receive FIFO error interrupt. Resets to 0x0.
2	UARTTXEMPI	Enable for the extended transmit FIFO empty threshold interrupt. Resets to 0x0.
3	UARTRXFULI	Enable for the extended receive FIFO full threshold interrupt. Resets to 0x0.
4	UARTRXTOI	Enable for the extended receive FIFO timeout interrupt. Resets to 0x0.
31-5	RES	Reserved.

12.1.15 UART Interrupt Enable Register (U_IER)

MBAR offset: 0x114

IOBAR offset: (Inaccessible)

Access: Read/Write

Bit	Bit Name	Description
0	UARTIER	Global interrupt mask. Resets to 0x0. 0 = Disable all interrupts 1 = Enable all interrupts for which the mask bit in U_IMR is set.
31-1	RES	Reserved.

13. Electrical Characteristics

13.1 Absolute Maximum Ratings

Table 13-1 summarizes the absolute maximum ratings and Table 13-2 lists the recommended operating conditions for the AR5414. Absolute maximum ratings are those values beyond

which damage to the device can occur. Functional operation under these conditions, or at any other condition beyond those indicated in the operational sections of this document, is not recommended.

Table 13-1. Absolute Maximum Ratings

Symbol	Parameter	Max Rating	Unit
V_{dd18}	Supply voltage	-0.3 to 2.5	V
V_{dd33}	Maximum I/O supply voltage	-0.3 to 4.0	V
RF_{in}	Maximum RF input (reference to 50 Ω)	+10	dBm
T_{store}	Storage temperature	-65 to 150	$^{\circ}C$
ESD	Electrostatic discharge tolerance	2000	V

13.2 Recommended Operating Conditions

Table 13-2. Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{dd18}	Supply voltage	$\pm 5\%$ ^[1]	1.71	1.8	1.89	V
V_{dd33}	I/O voltage	$\pm 10\%$ ^[1]	3.0	3.3	3.6	V
T_{case}	Case temperature (standard temperature range)	—	0	25	95	$^{\circ}C$
	Case temperature (extended temperature range)	—	-40		95	$^{\circ}C$
T_j	Junction temperature	—	0	50	110	$^{\circ}C$

[1]The recommended power-on sequence is to have V_{dd33} lag V_{dd18} .

13.3 AC Electrical Characteristics

The following conditions apply to all characteristics unless otherwise specified:

$$V_{dd18} = 1.8 \text{ V}, V_{dd33} = 3.3 \text{ V}, T_{case} = 25 \text{ }^{\circ}C$$

Unless otherwise specified, all measurements are to be performed with test circuits based on the reference design.

13.3.1 Radio Receiver Characteristics

Table 13-3 and Table 13-4 summarize the AR5414 receiver characteristics.

Table 13-3. Receiver Characteristics for 2.4 GHz operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F_{RX}	Receive input frequency range	5 MHz center frequency	2.312	—	2.484	GHz
NF	Receive chain noise figure	See Note [1]	—	5.5	—	dB
S_{rf}	Sensitivity	See Note [2]				dBm
	CCK, 1 Mbps		—	-95	—	
	CCK, 11 Mbps		—	-90	—	
	OFDM, 6 Mbps		—	-92	—	
	OFDM, 54 Mbps		—	-73	—	
IP1dB	Input 1 dB compression (min. gain)	—	—	-10	—	dBm
IIP3	Input third intercept point (min. gain)	—	—	-1	—	dBm
Z_{RFIn_input}	Recommended LNA differential drive impedance	See Note [3]	—	9+j40	—	—
ER_{phase}	I,Q phase error		—	1	—	degree
ER_{ramp}	I,Q amplitude error		—	0.5	—	dB
R_{adj}	Adjacent channel rejection	10 to 20 MHz [4]				dB
	CCK		35	—	—	
	OFDM, 6 Mbps		16	20	—	
	OFDM, 54 Mbps		-1	3	—	
TR_{powup}	Time for power up (from synth on)	—	—	1	—	μ s

[1]An increase of 2 dB in noise figure is expected at 95°C. For improved sensitivity performance, an external LNA may be used.

[2]Sensitivity performance is based on the Atheros reference design, which includes RF filter, Tx/Rx antenna switch, and an external LNA.

[3]Refer to the *Hardware Design Guide* for information.

[4]Measured with AR5414.

Table 13-4. Receiver Characteristics for 5 GHz operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F_{RX}	Receive input frequency range	5 MHz center frequency	4.90	—	5.925	GHz
NF	Receive chain noise figure (max. gain)	See Note [1]	—	5.5	—	dB
S_{rf}	Sensitivity	See Note [2]				dBm
	6 Mbps		—	-92	—	
	54 Mbps		—	-73	—	
IP1dB	Input 1 dB compression (min. gain)		-10	-7	—	dBm
IIP3	Input third intercept point (min. gain)		2	5	—	dBm
Z_{RFIn_input}	Recommended LNA differential drive impedance	5.15–5.825 GHz differential [3]	—	25-j25	—	—
ER_{phase}	I,Q phase error		—	3.5	5	degree
ER_{amp}	I,Q amplitude error		—	0.5	1	dB
R_{adj}	Adjacent channel rejection	10 to 20 MHz [4]				dB
	6 Mbps		16	22	—	
	54 Mbps		-1	5	—	
R_{alt}	Alternate channel rejection	20 to 30 MHz [4]				dB
	6 Mbps		32	37	—	
	54 Mbps		15	20	—	
BB_{atten}	Baseband filter attenuation					dB
	20 MHz offset		—	-21	-17	
	40 MHz offset		—	-46	-40	
BB_{ripple}	Baseband filter passband ripple	—	—	0.4	1	dB
TR_{powup}	Time for power up (from synth on)	—	—	1	—	μ s

[1] Measured using the balun recommended by Atheros. An increase of 2 dB in noise figure is expected at 95°C.

[2] Sensitivity performance is based on the Atheros reference design, which includes RF filter, Tx/Rx antenna switch, and an external LNA.

[3] Refer to the *Hardware Design Guide* for information.

[4] Measured with AR5414.

13.3.2 Radio Transmitter Characteristics

Table 13-5 summarizes the transmitter characteristics for the AR5414.

Table 13-5. Transmitter Characteristics for 2.4 GHz operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F_{tx}	Transmit output frequency range	5 MHz center frequency	2.312	—	2.484	GHz
P_{out}	Mask Compliant CCK output power	See Note [1]	—	0	—	dBm
	EVM Compliant OFDM output power for 64 QAM	See Note [1]	—	-4	—	dBm
SP_{gain}	PA gain step	See Note [2]	—	0.5	—	dB
A_{pl}	Accuracy of power leveling loop	See Notes [3] [4]	—	± 0.5	—	dB
Z_{RFout_load}	Recommended PA differential load impedance	See Note [5]	—	10 - j30	—	—
OP1dB	Output P1dB (max. gain)	2.442 GHz	—	6	—	dBm
OIP3	Output third order intercept point (max gain)	2.442 GHz	—	13	—	dBm
SS	Sideband suppression	—	—	-40	—	dBc
RS	Synthesizer reference spur:	—	—	-65	—	dBc
T_{xmask}	Transmit spectral mask	See Note [6]	—	—	—	dB
	CCK					
	At 11 MHz offset		-30	-35	—	
	At 22 MHz offset		-50	-53	—	
	OFDM					
At 11 MHz offset		-20	-27	—		
At 20 MHz offset		-28	-38	—		
At 30MHz offset		-40	-52	—		
TT_{powup}	Time for power up (from synth on)	—	—	1.5	—	μ s

[1] Measured using the balun recommended by Atheros under closed-loop power control.

[2] Guaranteed by design.

[3] Manufacturing calibration required.

[4] Not including tolerance of external power detector and its temperature variation.

[5] Refer to the design guide for information.

[6] Measured at the antenna connector port. Average conducted transmit power levels = 20 dBm (CCK), 19 dBm at 64 QAM (OFDM). System includes external PA.

Table 13-6. Transmitter Characteristics for 5 GHz Operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F_{tx}	Transmit output frequency range	20 MHz center frequency	4.9	—	5.925	GHz
P_{out}	EVM Compliant OFDM output power for 64 QAM	See Note [1]	—	5	—	dBm
SP_{gain}	PA gain step	See Note [2]	—	0.5	—	dB
A_{pl}	Accuracy of power leveling loop	See Note [3]	—	± 0.5	± 1.5	dB
Z_{RFout_load}	Recommended PA differential load impedance	5.15 – 5.825 GHz differential [4]	—	$300+j200$	—	—
OP1dB	Output P1dB (max. gain)	5.25 GHz	6	8.5	—	dBm
OIP3	Output third order intercept point (max gain)	5.25 GHz	14.5	17.5	—	dBm
SS	Sideband suppression		—	-45	-30	dBc
LO_{leak}	LO leakage: at 2/3 of the RF output @ RF=5.15-5.35 GHz (FCC) @ RF=5.35-5.725 GHz (ETSI) @ RF=5.725-5.825 GHz (FCC)		—	-65 -70 -70	-60 -65 -65	dBm
RS	Synthesizer reference spur		—	-55	—	dBc
Tx_{mask}	Transmit spectral mask At 11 MHz offset At 20 MHz offset At 30 MHz offset	See Note [5]	-20 -28 -40	-22 -32 -52	— — —	dB
TT_{powup}	Time for power up (from synth on)		—	1.5	—	μs

[1] Measured using the balun recommended by Atheros under closed-loop power control. The use of an external PA with external power detector is recommended. See the application note *External Power Control for Design Using AR5002*.

[2] Guaranteed by design.

[3] Manufacturing calibration required.

[4] Refer to the design guide for information.

[5] Measured at the antenna connector port. Average conducted transmit power levels = 18 dBm at 64 QAM (OFDM). System includes external PA.

13.3.3 AR5414 Synthesizer Characteristics

Table 13-7 and Table 13-8 summarize the synthesizer characteristics for the AR5414.

Table 13-7. Synthesizer Composite Characteristics for 2.4 GHz Operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
P _n	Phase noise (at Tx_Out)					dBc/ Hz
	At 30 kHz offset		—	-105	—	
	At 100 kHz offset		—	-105	—	
	At 500 kHz offset		—	-105	—	
	At 1 MHz offset		—	-120	—	
F _c	Center channel frequency	Center frequency at 5 MHz spacing ^[1]	2.312	—	2.484	GHz
F _{ref}	Reference oscillator frequency	± 20 ppm	—	40	—	MHz
F _{step}	Frequency step size (at RF)	See Note ^[1]	—	1	—	MHz
T _{S_{powup}}	Time for power up (from sleep)	—	—	0.2	—	ms

[1]Frequency is measured at the TX output.

Table 13-8. Synthesizer Composite Characteristics for 5 GHz Operation

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
P _n	Phase noise (at Tx_Out)					dBc/ Hz
	At 30 kHz offset		—	-100	-95	
	At 100 kHz offset		—	-98	-93	
	At 500 kHz offset		—	-105	-100	
	At 1 MHz offset		—	-112	-107	
F _c	Center channel frequency	Center frequency at 5 MHz spacing ^[1]	4.90	—	5.925	GHz
F _{ref}	Reference oscillator frequency	± 20 ppm	—	40	—	MHz
F _{step}	Frequency step size (at RF)	See Note ^[2]	—	5	—	MHz
T _{S_{powup}}	Time for power up (from sleep)	—	—	0.2	—	ms

[1]Frequency is measured at the Tx output.

[2]5 MHz channel spacing is for the 5.725 to 5.925 GHz band.

13.3.4 Power Consumption Parameters

The following conditions apply to the typical characteristics unless otherwise specified:

$$V_{dd18} = 1.8 \text{ V}$$

$$V_{dd33} = 3.3 \text{ V}, T_{amb} = 25 \text{ }^{\circ}\text{C}$$

Table 13-9 and Table 13-10 shows the typical power drain on each of the four on-chip power supply domains as a function of the AR5414's operating mode.

Table 13-9. Power Consumption for 2.4 GHz Operation

Operating Mode	3.3 VD	3.3 VA	1.8 VD	1.8 VA	Unit
802.11g Turbo					
Tx ^[1]	8	34	88	103	mA
Rx (max. gain) ^[2]	34	37	98	102	mA
Rx Inactive ^[3]	13	37	87	118	mA
802.11g					
Tx ^[1]	8	34	88	103	mA
Rx (max. gain) ^[2]	34	37	98	102	mA
Rx Inactive ^[3]	13	37	87	118	mA
802.11b					
Tx ^[1]	6	33	56	105	mA
Rx (max. gain) ^[2]	36	37	72	101	mA
Rx Inactive ^[3]	13	37	53	118	mA

[1]Transmitter and synthesizer are on.

[2]Receiver and synthesizer are on with maximum receive gain.

[3]Powered-down state; only the CLK40 pads and crystal oscillator are on.

Table 13-10. Power Consumption for 5 GHz Operation

Operating Mode	3.3 VD	3.3 VA	1.8 VD	1.8 VA	Unit
802.11a Turbo					
Tx ^[1]	3	48	124	100	mA
Rx (max. gain) ^[2]	8	50	153	125	mA
Rx Inactive ^[3]	8	42	125	125	mA
802.11a					
Tx ^[1]	8	35	78	103	mA
Rx (max. gain) ^[2]	34	37	92	118	mA
Rx Inactive ^[3]	12	37	77	128	mA

[1]Transmitter and synthesizer are on.

[2]Receiver and synthesizer are on with maximum receive gain.

[3]Powered-down state; only the CLK40 pads and crystal oscillator are on.

DO NOT COPY

14.AC Specifications

14.1 PCI/CardBus Interface Timing

The AR5414 PCI/CardBus interface supports PC Card 7.1 and PCI 2.3 standards. Refer to the applicable standard for further details.

14.1.1 AC Specifications for 3.3 V Signaling

Table 14-1. AC Specifications for all PCI/CardBus Signaling Except PCI_CLK

Symbol	Parameter	Conditions	Min. ^[1]	Max. ^[1]	Unit
t_{rcb}	Output rise time	$0.2 V_{dd} - 0.6 V_{dd}$ CardBus mode (PCI_mode = 0)	0.25	1.0	V/ns
t_{rcb}	Output fall time	$0.6 V_{dd} - 0.2 V_{dd}$ CardBus mode (PCI_mode = 0)	0.25	1.0	V/ns
$slew_r$	PCI output rise slew rate ^[2]	$0.2 V_{dd} - 0.6 V_{dd}$ PCI mode (PCI_mode = 1)	1	4	V/ns
$slew_f$	PCI output fall slew rate ^[2]	$0.6 V_{dd} - 0.2 V_{dd}$ PCI mode (PCI_mode = 1)	1	4	V/ns
I_{cl}	Low clamp current	$-3 < V_{in} < -1$ (both PCI and CardBus)	$-25 + (V_{in} + 1)/0.015$	—	mA
I_{ch}	High clamp current	$V_{dd} + 4 > V_{in} > V_{dd} + 1$ (both PCI and CardBus)	$25 + (V_{in} - V_{dd} - 1)/0.015$	—	mA

[1]Based on the minimum capacitive load that a driver recognizes (10 pF).

[2]The cumulative edge rate across the specified range, rather than the instantaneous rate at any point within the transition range. Rise slew rate does not apply to open drain outputs.

14.1.2 PCI_CLK Specifications

The clock waveform delivered to the AR5414, as measured at the AR5414 input pins must meet the specifications shown in Figure 14-1, Figure 14-2, Table 14-2 and Table 14-3.




Figure 14-1. PCI Interface Clock Waveform




Figure 14-2. CardBus Interface Clock Waveform

Table 14-2. PCI Interface Clock Specifications

Symbol	Parameter	Min.	Max.	Unit
t_{cyc}	PCI_CLK cycle time for PCI	30	see Note [1]	ns
t_{high}	PCI_CLK high time for PCI	11		ns
t_{low}	PCI_CLK low time for PCI	11		ns
	PCI_CLK slew rate ^[2] for PCI	1	4	V/ns

[1]The host interface attached to the AR5414 PCI/CardBus interface must operate at frequency of 33 MHz unless otherwise specified.

[2]The slew rate specification must be met across the minimum p-to-p (peak-to-peak) portion of the clock waveform.

Table 14-3. CardBus Interface Clock Specifications

Symbol	Parameter	Min.	Max.	Unit
t_{cyc}	PCI_CLK cycle time for CardBus	30	see Note [1]	ns
t_{high}	PCI_CLK high time for CardBus	12		ns
t_{low}	PCI_CLK low time for CardBus	12		ns
	PCI_CLK slew rate ^[2] for CardBus	1	4	V/ns

[1]The host interface attached to the AR5414 PCI/CardBus interface must operate at frequency of 33 MHz unless otherwise specified.

[2]The slew rate specification must be met across the minimum p-to-p (peak-to-peak) portion of the clock waveform.

14.1.3 PCI/CardBus Timing Parameters

Table 14-4 and Table 14-5 provides the timing parameters for the AR5414 PC/CardBus interface.

Table 14-4. PCI Interface Timing Parameters

Symbol	Parameter	Min.	Max.	Unit
t_{val}	PCI_CLK to signal valid delay ^{[1],[2]} — PCI bused signals	—	11	ns
$t_{val}(ptp)$	PCI_CLK to signal valid delay ^{[1],[2]} — PCI point to point	—	12	ns
t_{su}	Input setup time to PCI_CLK ^{[1],[2]} — PCI bused signals	7	—	ns
$t_{su}(ptp)$	Input setup time to PCI_CLK ^{[1],[2]} — PCI point to point	10, 12	—	ns
t_h	Input hold time from PCI_CLK ^[1]	0	—	ns

[1]Refer to the PCI specifications for measurement conditions, assumed 35 pF load.

[2]PCI_REQ_L and PCI_GNT_L are point-to-point signals and have different output valid delay and input setup times than bused signals. PCI_GNT_L has a setup of 10; PCI_REQ_L has a setup of 12. All other signals are bused.

Table 14-5. CardBus Interface Timing Parameters

Symbol	Parameter	Min.	Max.	Unit
t_{val}	PCI_CLK to signal valid delay ^{[1],[2]} for CardBus	—	18	ns
t_{su}	Input setup time to PCI_CLK ^[2] for CardBus	7	—	ns
t_h	Input hold time from PCI_CLK ^[2] for CardBus	0	—	ns

[1] t_{val} includes the time to propagate data from internal registers to the output buffer, and drive the output to a valid level. Refer to the CardBus specifications for measurement conditions.

[2]Times are specified with 35 pF equivalent load.

14.2 External Serial EEPROM Interface Timing

14.2.1 EPRM_CLK Specification

The EPRM_SCK signal to the external EEPROM is output at a rate of 110 KHz when the AR5414 is in 802.11g mode, 55 KHz when the AR5414 is in 802.11b mode, and 200 KHz. When the AR5414 is in turbo mode, the EPRM_CLK signal is output at 625 KHz.

14.2.2 EEPROM Timing

Figure 14-3 defines the timing parameters for the EEPROM interface.

Symbol	Parameter	Min.	Max.	Unit
T_{sck}	EPRM_SCK cycle time 802.11g 802.11b	9.1 18.2		μ s
T_{high}	High time of EPRM_SCK (parameter scales with T_{sck})	$0.35 * T_{sck}$	$0.40 * T_{sck}$	μ s
T_{w_val}	Write data valid from falling edge EPRM_SCK (parameter scales with T_{sck})	$0.10 * T_{sck}$	$0.15 * T_{sck}$	μ s
T_{r_su}	Read data setup time to rising edge of EPRM_SCK	50	—	ns
T_{r_h}	Read data hold time from rising edge of EPRM_CLK	50	—	ns




Figure 14-3. EEPROM Interface Timing

DO NOT COPY

15.Package Dimensions

The AR5414 is packaged in a JEDEC MO-205 compliant 224 PBGA package. The body size is 13 mm by 13 mm, and the ball pitch is 0.8 mm.

The PBGA package drawings and dimensions are provided in Figure 15-1 and Table 15-1.




Figure 15-1. PBGA Package Drawing

Table 15-1. Package Dimensions


Dimension Label	Min	Nom	Max	Unit	Min	Nom	Max	Unit
A	—	—	1.40	mm	—	—	0.055	inches
A1	0.20	0.25	0.30	mm	0.008	0.010	0.012	inches
A2	0.84	0.89	0.94	mm	0.033	0.035	0.037	inches
c	0.32	0.36	0.40	mm	0.013	0.014	0.016	inches
D	12.90	13.00	13.10	mm	0.508	0.512	0.516	inches
E	12.90	13.00	13.10	mm	0.508	0.512	0.516	inches
D1	—	11.20	—	mm	—	0.441	—	inches
E1	—	11.20	—	mm	—	0.441	—	inches
e	—	0.80	—	mm	—	0.031	—	inches
b	0.30	0.35	0.40	mm	0.012	0.014	0.016	inches
aaa		0.10		mm		0.004		inches
bbb		0.10		mm		0.004		inches
ddd		0.12		mm		0.005		inches
eee		0.15		mm		0.006		inches
fff		0.08		mm		0.003		inches
MD/ME		15/15				15/15		

Notes:

1. Controlling dimension: Millimeters.
2. Primary DATUM C and seating plane are defined by the spherical crowns of the solder balls.
3. Dimension b is measured at the maximum solder ball diameter, parallel to primary DATUM C.
4. A minimum clearance of 0.25 mm is required between the edge of the solder ball and the body edge.
5. Reference document: JEDEC MO-205.
6. The pattern of Pin 1 fiducial is for reference only.

16. Ordering Information

The order number is determined by the selection of these options. See the following example.



An order number, AR5414A-000A specifies a current version of the AR5414 (standard temperature range). An order number, AR5414A-B1B specifies a non-lead-free version, and AR5414A-B2B specifies a lead-free version of the AR5414 (extended temperature range).

DO NOT COPY

Revision History

Revision	Description of Changes
October 2004	Initial release.

DO NOT COPY

DO NOT COPY

Index

Numerics

- 802.11g
 - Rx block 68
 - Tx block 67

A

- ACK SIFS register 172
- ACK_FAIL register 163
- ACKSIFS register 177
- ad hoc 59
- advanced encryption standard, *see* AES.
- AES 58
- antenna controls 28
 - registers 28
- AP
 - BSS 54, 57
 - omni mode 28
 - sectored mode 28
- ATIM_WIN register 156

B

- Base_Addr register 82
- beacon register 155
- BEACONCNT register 164
- beacons
 - beacon-gated frames 54
 - PCU 57
 - timers 57
- blocks
 - configuration 21
 - digital PHY
 - digital PHY 802.11g Rx diagram 68
 - digital PHY 802.11g Tx diagram 67
 - digital PHY DSSS Rx diagram 66
 - digital PHY DSSS Tx diagram 65
 - digital PHY OFDM Rx diagram 64
 - digital PHY OFDM Tx diagram 63
 - DRU 37
 - functional 26
 - MAC 31
 - PCU functional diagram 55

- system block diagram 1
- BSS_ID0 register 153
- BSS_ID1 register 153
- buffer
 - description 44
 - header lengths 44

C

- Cache_Sz register 81
- CAP_PTR register 84
- CardBus
 - clock waveform 197
 - PCI/CardBus interface reset 26
 - PCI/CardBus interface timing 197
 - PCI/CardBus interface timing
 - parameters 198
 - PCI/CardBus signal descriptions 17
 - registers 17, 24
- CC register 168
- CFG register 91
- CFG_PMCAP register 86
- CFG_PMCAP_ID register 86
- CFG_PMCAP_PTR register 86
- CFG_PMCSR register 87
- CFG_PMCSR_ESE register 87
- CFG_PMDATA register 88
- CFG_TIMER register 85
- CFP_PERIOD register 155
- channel
 - arbitration 52
 - ChannelTime handling 53
- cipher 58
- CIS_Ptr register 83
- CIST register 147
- Class_Code register 81
- command register 79
- compression
 - transmit 46
- compression/decompression 45
- configuration block 21
- CR register 90
- CSTSCHG_FE register 145

CSTSCHG_FEM register 145
 CSTSCHG_FFE register 146
 CSTSCHG_FPS register 146

D

D_CHNTIME register 125
 D_FPCTL register 130
 D_GBL_IFS_EIFS register 128
 D_GBL_IFS_MISC register 129
 D_GBL_IFS_SLOT register 128
 D_LCL_IFS register 125
 D_MISC register 126
 D_QCUMASK register 124
 D_RETRY_LIMIT register 125
 D_SEQNUM register 128
 D_TXBLK_CLR register 134
 D_TXBLK_CMD register 131
 D_TXBLK_SET register 134
 D_TXPSE register 130
 D_TXSLOTMASK register 131
 DBA register 156
 DCF control unit, *see* DCU.
 DCU 51

- channel arbitration 52
- ChannelTime handling 53
- registers 51, 122–134
- state information 51

 decompression

- receive 46

 decryption

- AES, *see* AES.
- cipher, *see* WEP.

 DEF_ANTENNA register 161
 descriptors

- DMA Rx 37
- DMA Rx completion 37
- DMA Tx 33
- DMA Tx completion 40
- MAC 32
- processing 42, 43
- Tx processing 42

 device

- EEPROM 22
- ID 24

 Device_ID register 78
 DIAG_SW register 159
 diagnostic

- PCU features 60

 DMA

- descriptor completion 44

descriptor format 32
 descriptor usage 42
 Rx descriptor 37
 Rx descriptor completion 37
 Rx descriptor processing 43
 Rx logic 37
 Tx descriptor 33
 Tx descriptor completion 40
 Tx descriptor processing 42
 UART registers 180

DSSS

receiver 66
 Rx block 66
 transmitter 65
 Tx block 65

DURS register 177

E

E_ADDR register 148
 E_CFG register 149
 E_CMD register 148
 E_DATA register 148
 E_STS register 149
 EEPROM

- contents 23
- external serial interface timing 199
- interface registers 147–149
- parameters 24
- PCI/CardBus partition 24
- performing a read 23
- performing a write 23
- protect mapping for 4-Kb 25
- read/write protection 25
- serial interface 22

 electrical

- absolute maximum 189

 encryption

- AES, *see* AES.
- cipher, *see* WEP.

F

FCS_FAIL register 164
 FILTCK register 175
 FILTOFDM register 175
 frames

- beacon-gated 54
- Rx filter types 61
- Rx frame filtering 61
- Tx frame filtering 53

functional diagram
 radio 69
 radio bias/control block 71
 radio receiver block 70
 radio synthesizer block 71
 radio transmitter block 70

G

general purpose I/O, *see* GPIO.
 GPIO 27, 30
 GPIOCR register 140
 GPIODI register 142
 GPIODO register 141

H

Hdr_Type register 82
 header type register 82

I

IER register 92
 IMR_P register 104
 IMR_S0 register 106
 IMR_S1 register 106
 IMR_S2 register 107
 IMR_S3 register 108
 IMR_S4 register 108
 INT_LINE register 84
 INT_PIN register 84
 interrupts
 accessing ISRs 19
 host interface unit 18
 ISR registers 101
 registers 181
 INTPEND register 137
 ISR_P register 99
 ISR_P_RAC register 109
 ISR_S0 register 101
 ISR_S0_S register 111
 ISR_S1 register 102
 ISR_S1_S register 111
 ISR_S2 register 102
 ISR_S2_S register 112
 ISR_S3 register 103
 ISR_S3_S register 113
 ISR_S4 register 104
 ISR_S4_S register 113

J

JTAG signal to pin 13

K

key table 178

L

LAST_TSTP register 162
 Latency_Tmr register 82
 LED 27
 LEDs
 functionality 27
 low dropout regulator 73

M

MAC
 access ISRs 19
 block overview 31
 descriptors 32, 42
 frame scheduling 48
 overview 31
 Rx frames 43
 take out of warm reset 27
 warm reset 27
 MACMISC register 97
 management information base, *see* MIB.
 MAX_CFP_DUR register 157
 MaxLat register 85
 MCAST_FIL0 register 158
 MCAST_FIL1 register 158
 medium access control, *see* MAC.
 MIB
 features 60
 MIBC register 95
 MICQOSCTL register 172
 MICQOSSEL register 173
 MinGnt register 85
 MISCMODE register 174
 modes
 802.11a 63
 802.11b 65
 802.11g 67
 configuration 28
 omni AP 28
 omni STA 28
 sector AP 28
 MUTE_MASKS0 register 162
 MUTE_MASKS1 register 162

N

NAV register 162
 NEXT_BEACON register 155
 NOACK register 170

O

OFDM
 receiver 64
 Rx block 64
 offset addresses 22
 omni AP mode 28
 omni STA mode 28
 operating frequency 26
 ordering information 203

P

package
 dimensions 201, 202
 pinout 10
 PBGA
 package dimensions 202
 PCI 17
 PCI/CardBus interface reset 26
 PCI/CardBus interface timing 197
 PCI/CardBus interface timing
 parameters 198
 PCI/CardBus signal descriptions 17
 registers 17, 24
 PCI clock
 clkrun 19
 LED output 27
 registers 135–147
 specifications 197–198
 waveform 197
 PCICFG register 138
 PCU 55
 ad hoc 59
 beacon 57
 beacon timers 57
 co-existence with PCF 59
 decryption 58
 diagnostic and MIB features 60
 encryption 58
 functional block diagram 55
 registers 150–167
 Rx filter types 61
 Rx frame filtering 61
 TIM and PS Poll 59
 PHY 63

PHY 802.11a
 mode 63
 transmitter 63
 PHY 802.11b
 mode 65
 PHY 802.11g
 mode 67
 receiver 68
 transmitter 67
 PHY OFDM
 Tx block 63
 PHYCNT1 register 175, 176
 PHYCNTMASK1 register 176
 PHYCNTMASK2 register 176
 PHYERR register 171
 physical layer, *see* PHY.
 pinout
 top view 10
 PLL 26
 operating frequency 26
 PMCFG register 144
 power
 signal to pin 15
 protocol control unit, *see* PCU.
 PS Poll 59

Q

Q_CBRCFG register 117
 Q_MISC register 119
 Q_ONESHOTARM_CC register 118
 Q_ONESHOTARM_SC register 118
 Q_RDYTIMECFG register 118
 Q_RDYTIMESHDN register 121
 Q_STS register 121
 Q_TXD register 117
 Q_TXDP register 116
 Q_TXE register 117
 QCU 47
 descriptor chain processing 48
 end of queue/list detection 49
 frame scheduling 48
 registers 47, 114
 stopping transmission 48
 QSM register 144
 QT1 register 169
 QT2 register 169
 queue control unit, *see* QCU.

R

radio

- bias/control functional diagram 71
- functional diagram 69
- receiver functional diagram 70
- synthesizer functional diagram 71
- transmitter functional diagram 70

RC register 136

receive decompression 46

receive, *see* Rx.

receiver

- 802.11g 68
- DSSS 66
- OFDM 64

registers

- ACK fail count 163
- ACK SIFS 172
- ACKSIFS duration 177
- ADC/DAC test 160
- AES mute mask 0 162
- AES mute mask 1 162
- ATIM window 156
- base address 82
- beacon 155
- beacon count 164
- BSS address 0 153
- BSS address 1 153
- cache line size 81
- capabilities pointer 84
- CardBus 17, 24
- CFP interval 155
- channel time settings 125
- CIS pointer 83
- CIS tuples 147
- class code 81
- clear oneshot arm 118
- clear transmit filter 134
- command 79, 90
- configuration and status 91
- configuration timer 85
- CSTSCHG function event 145
- CSTSCHG function event mask 145
- CSTSCHG function force event 146
- CSTSCHG function present state 146
- cycle counter 168
- DCU 122–134
- DCU global slot interval 128
- DCU transmission slot mask 131
- default antenna 161
- description 75

device ID 78

DLH 181

DLL 181

DMA beacon alert 156

EEPROM

- address 148
- command 148
- configuration 149
- data 148
- status 149

EEPROM interface 147–149

EIFS settings 128

FCR 186

FCS fail count 164

FIFO control 186

filtered CCK frames count 175

filtered OFDM frames count
(FILTOFDM) 175

frame prefetch 130

frame sequence number 128

global interrupt enable 92

GPIO control 140

GPIO data input 142

GPIO data output 141

header type 82

host interface and receive 88–113

IER 181

IIR 182

interrupt identity 182

interrupt line 84

interrupt pin 84

interrupt status (ISR_P) 101

key table 178

last timestamp 162

latency timer 82

LCR 183

line control 183

line status 184

local IFS settings 125

LSR 184

MAC-specific misc. status control 97

MAC-specific miscellaneous status/
control 97management information base
control 95

maximum CFP duration 157

maximum latency 85

MCR 184

MIC QoS control 172

MIC QOS control (MICQOSCTL) 172,
173

- MIC QoS select 173
- MinGnt 85
- misc. 126
- misc. IFS settings 129
- misc. mode 174
- misc. QCU control 119
- misc. QCU status 121
- miscellaneous mode (MISCMODE) 174
- modem control 184
- modem status 185
- MSR 185
- multicast filter 0 158
- NAV value 162
- next beacon time 155
- next capability pointer 86
- OFDM frames 175
- offset addresses 21
- PCI 17, 24
- PCI clock 135–147
- PCI clock domain configuration/
status 138
- PCI clock domain interrupt pending 137
- PCI configuration space 75–88
- PCU 150–167
- PCU diagnostic 159
- PHY error mask 171
- PHY error1 count 175, 176
- PHY error1 count mask 176
- PHY error2 count mask 176
- PME/CSTSCHG configuration 144
- power management 86
- power management bridge support 87
- power management capability ID 86
- power management control 87
- power management data 88
- primary interrupt status 99
- primary RAC interrupt status 109
- QCU 114
- QCU CBR 117
- QCU readytime configuration 118
- QCU sleep mask 144
- QCU transmit queue disable 117
- QCU transmit queue enable 117
- QCU TX descriptor pointer 116
- QOS no ACK 170
- queue mask 124
- quiet time 1 169
- quiet time 2 169
- rate to duration 177
- readytime shutdown 121
- receive buffer 181
- receive clear counter 168
- receive filter 157
- receive frame counter 168
- receive jumbo last address 95
- reset control 136
- retry limits 125
- revision ID 81
- RTS fail count 163
- RTS okay 163
- Rx configuration 94
- Rx frame count limit 97
- Rx frame gap timeout 97
- Rx queue descriptor pointer 90
- RXNOFR timeout 96
- SCR 186
- scratch 186
- secondary interrupt mask 104
- secondary interrupt mask 0 106
- secondary interrupt mask 1 106
- secondary interrupt mask 2 107
- secondary interrupt mask 3 108
- secondary interrupt mask 4 108
- secondary interrupt status 0 101
- secondary interrupt status 1 102
- secondary interrupt status 2 102
- secondary interrupt status 3 103
- secondary interrupt status 4 104
- secondary shadow interrupt status 0 111
- secondary shadow interrupt status 1 111
- secondary shadow interrupt status 2 112
- secondary shadow interrupt status 3 113
- secondary shadow interrupt status 4 113
- set oneshot arm 118
- set transmit filter 134
- SIFS setting
 - D_GBL_IFS_SIFS register 128
- signal strength 154
- silicon revision 142
- sleep 1 165
- sleep 2 166
- sleep 3 166
- sleep control 136
- sleep enable alias 143
- sleep force 137
- sleep performance counter 0 98, 146
- sleep performance counter 1 98, 147
- software beacon alert 156
- STA address 0 152
- STA address 1 152
- STA mask lower 32-bits 166
- STA mask upper 16-bits 167

- status 80
- subsystem ID 83
- subsystem vendor ID 83
- time out 154
- time synchronization function L32 160
- time synchronization function U32 160
- timeout prescale 96
- timers 154
- transmit filter command 131
- transmit filter data
 - (D_TXBLK_DATA) 132
- transmit frame counter 168
- transmit pause control/status 130
- transmit power control 167
- TSF parameters 169
- TSF threshold 176
- Tx configuration 92
- Tx holding 181
- TXE write posting 143
- TXNOFR timeout 96
- U_IMR 188
- U_ISR 186
- UART 188
- UART interrupt mask status 188
- UART interrupt status 186
- vendor ID 78
- reset
 - MAC warm reset 27
 - RC register bit 26
- revision history 205
- Revision_ID register 81
- RFC register 168
- RFCNT register 97
- RFGTO register 97
- RFSilent 30
- RRC register 168
- RSSI_THR register 154
- RTS/CTS 56
- RTS_FAIL register 163
- RTS_OK register 163
- Rx
 - buffer register 181
 - descriptor processing 43
 - DMA descriptor completion 37
 - DMA Rx descriptor 37
 - filter types 61
 - frame filtering 61
- RX_FILTER register 157
- RXCFG register 94
- RXDP register 90
- RXJLA register 95

- RXNF register 96

S

- SBA register 156
- SCR register 136
- sectored AP mode 28
- SFR register 137
- signals
 - descriptions 17
 - general 14
 - JTAG 13
 - nomenclature 9
 - PCI interface 11
 - power 15
 - signal to pin relationships 11
 - signal types nomenclature 9
 - types 17
- SLE register 143
- SLP1 register 165
- SLP2 register 166
- SLP3 register 166
- SPC_0 register 98
- SPC_1 register 98
- SPC_ROA_0 register 146
- SPC_ROA_1 register 147
- SREV register 142
- SSYS_ID register 83
- SSYS_VEND_ID register 83
- STA
 - IBSS 54, 57
 - omni mode 28
 - role in beacon timers 57
- STA_ID0 register 152
- STA_ID1 register 152
- STAMSKL register 166
- STAMSKU register 167
- status register 80
- switching 28, 29
- system block diagram 1

T

- TFC register 168
- TIM 59
- time bases 56
- Time_Out register 154
- TOPS register 96
- TPC register 167
- transmit compression 46
- transmit, *see* Tx.

transmitter
 802.11a 63
 802.11g 67
 DSSS 65
TSF register 169
TSF_L32 register 160
TSF_U32 register 160
TSFTHRESH register 176
TST_ADDAC register 160
Tx
 descriptor processing 42
 DMA descriptor completion 40
 DMA Tx descriptor 33
 frame filtering 53
 holding register 181
TXCFG register 92
TXEPOST register 143
TXNF register 96

U

UART
 FCR register 186
 interrupt registers 182
 LCR register 183
 LSR register 184
 MCR register 184
 MSR register 185
 registers 188
 SCR register 186
 U_IMR register 188
 U_ISR register 186
USEC register 154

V

vendor
 ID 24
vendor_ID register 78

W

wake-on-wireless 46
WEP 58
wired equivalent privacy, *see* WEP.

DO NOT COPY

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Atheros assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any updates. Atheros reserves the right to make changes, at any time, to improve reliability, function or design and to attempt to supply the best product possible.

Document Number: 981-00029-001



**Atheros Communications
Incorporated**

529 Almanor Avenue
Sunnyvale, CA 94086
t: 408/773-5200
f: 408/773-9940
www.atheros.com